December 1996




# NDH8520C Dual N & P-Channel Enhancement Mode Field Effect Transistor


### **General Description**

These dual N- and P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

# Features

- $\label{eq:N-Channel 2.8 A, 30 V, $R_{DS(ON)}$=0.07\Omega @ $V_{GS}$=10 V$ $R_{DS(ON)}$=0.1\Omega @ $V_{GS}$=4.5 V P-Channel -2.2 A, -30 V, $R_{DS(ON)}$=0.11\Omega @ $V_{GS}$=-10 V$ $R_{DS(ON)}$=0.18 $\Omega @ $V_{GS}$=-4.5 V.$}$
- Proprietary SuperSOT<sup>TM</sup>-8 package design using copper lead frame for superior thermal and electrical capabilities.
- High density cell design for extremely low R<sub>DS(ON)</sub>.
- Exceptional on-resistance and maximum DC current capability.





## Absolute Maximum Ratings T<sub>A</sub>= 25°C unless otherwise noted

Symbol	Parameter		N-Channel	P-Channel	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	-30	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	±20	V
D	Drain Current - Continuous	(Note 1)	2.8	-2.2	А
	- Pulsed		10	-10	
<b>D</b>	Power Dissipation for Single Operation (Note 1)		0.	W	
Г <sub>Ј</sub> ,Т <sub>STG</sub>	Operating and Storage Temperature Range		-55 to	°C	
THERMA	L CHARACTERISTICS				
R <sub>øja</sub>	Thermal Resistance, Junction-to-Ambient (Note 1)		15	°C/W	
۲ <sub>өлс</sub>	Thermal Resistance, Junction-to-Case (Note 1)		4	°C/W	

Symbol	Parameter	Conditions		Туре	Min	Тур	Max	Units	
OFF CHA	RACTERISTICS					1			
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$		N-Ch	30			V	
		$V_{GS} = 0 \text{ V}, \text{ I}_{D} = -250 \mu\text{A}$		P-Ch	-30			V	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		N-Ch			1	μA	
			T_ = 55°C				10	μA	
		$V_{DS} = -24 V, V_{GS} = 0 V$	5	P-Ch			-1	μA	
			T_ = 55°C				-10	μA	
GSSF	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$	3	All			100	nA	
GSSR	Gate - Body Leakage, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V		All			-100	nA	
	RACTERISTICS (Note 2)					1			
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	$V_{co} = V_{co}$ , $I_c = 250 \mu A$		1	1.6	2.8	V	
			T <sub>J</sub> = 125°C	1	0.8	1.2	2		
		$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$	3	P-Ch	-1	-1.5	-3		
			T_ = 125°C		-0.8	-1.2	-2.2		
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 2.8 \text{ A}$	5	N-Ch		0.05	0.07	Ω	
			T <sub>.</sub> = 125°C	†		0.07	0.125		
		$V_{GS} = 4.5 \text{ V}, I_{D} = 2.3 \text{ A}$	3			0.077	0.1		
		$V_{GS} = -10 \text{ V}, \text{ I}_{D} = -2.2 \text{ A}$		P-Ch		0.1	0.11		
			T_ = 125°C			0.14	0.2		
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -1.7 A		1		0.17	0.18		
D(on)	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$		N-Ch	10			Α	
		$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$		1	3				
		$V_{GS} = -10 \text{ V}, \text{ V}_{DS} = -5 \text{ V}$		P-Ch	-10				
		$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$			-4				
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 2.8 \text{ A}$		N-Ch		5.8		S	
		$V_{\rm DS} = -10 \text{ V}, I_{\rm D} = -2.2 \text{ A}$		P-Ch		3.8			
DYNAMIC	CHARACTERISTICS								
C <sub>iss</sub>	Input Capacitance	N-Channel $V_{DS} = 15 V, V_{GS} = 0 V,$ f = 1.0 MHz		N-Ch		270		pF	
				P-Ch		340			
C <sub>oss</sub>	Output Capacitance			N-Ch		170		pF	
		P-Channel V = -15 V V = 0 V		P-Ch		218			
C <sub>rss</sub>	Reverse Transfer Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		N-Ch		55		pF	
				P-Ch		100			


Symbol	Parameter	Conditions	Туре	Min	Тур	Max	Units
SWITCHI	NG CHARACTERISTICS (Note 2)						
t <sub>D(on)</sub>	Turn - On Delay Time	N-Channel	N-Ch		8	15	ns
		$V_{DD} = 10 \text{ V}, \text{ I}_{D} = 1 \text{ A},$	P-Ch		8	15	
t,	Turn - On Rise Time	$-V_{\text{GEN}} = 10 \text{ V}, \text{ R}_{\text{GEN}} = 6 \Omega$	N-Ch		15	28	
		P-Channel	P-Ch		18	35	
t <sub>D(off)</sub>	(off) Turn - Off Delay Time	$ V_{\text{DD}} = -10 \text{ V}, \text{ I}_{\text{D}} = -1 \text{ A}, $ V <sub>GEN</sub> = -10 V, R <sub>GEN</sub> = 6 Ω	N-Ch		15	28	ns
			P-Ch		28	50	
t, Turn - Off Fall Time	Turn - Off Fall Time		N-Ch		5	10	ns
			P-Ch		20	35	]
Q <sub>g</sub>	Total Gate Charge	N-Channel $V_{DS} = 15 V,$ $I_{D} = 2.8 A, V_{GS} = 10 V$ P-Channel	N-Ch		9.4	17	nC
-			P-Ch		10.9	14.5	
Q <sub>gs</sub>	Gate-Source Charge		N-Ch		0.8		nC
-			P-Ch		1.4		
Q <sub>gd</sub>	Gate-Drain Charge	$V_{DS} = -15 V,$ $I_{D} = -2.2 A, V_{GS} = -10 V$	N-Ch		3		nC
		5 . 33	P-Ch		3.6		
DRAIN-SO	DURCE DIODE CHARACTERISTICS AN	D MAXIMUM RATINGS					
l <sub>s</sub>	Maximum Continuous Drain-Source Diode Forward Current		N-Ch			0.67	А
			P-Ch			-0.67	
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_{S} = 0.67 A$ (Note2)	N-Ch		0.7	1.2	V
		$V_{GS} = 0 V, I_{S} = -0.67 A$ (Note2)	P-Ch		-0.76	-1.2	

Notes:


1. R<sub>Buk</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>Buc</sub> is guaranteed by design while R<sub>Bok</sub> is determined by the user's board design.


$$P_{D}(t) = \frac{T_{J} - T_{A}}{R_{\theta J} t} = \frac{T_{J} - T_{A}}{R_{\theta J} t^{R} \Theta C A^{(t)}} = I_{D}^{2}(t) \times R_{DS(ON)@T_{J}}$$

Typical R<sub>gAb</sub> for single device operation using the board layout shown below on 4.5"x5" FR-4 PCB in a still air environment: 156°C/W when mounted on a 0.0025 in<sup>2</sup> pad of 2oz copper.




 $\label{eq:Scale1} Scale1:1 \mbox{ on letter size paper}.$  2. Pulse Test: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  2.0%.







NDH8520C Rev.B




NDH8520C Rev.B





NDH8520C Rev.B





August 1999, Rev. C





## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>TM</sup> CoolFET<sup>TM</sup> CROSSVOLT<sup>TM</sup> E<sup>2</sup>CMOS<sup>TM</sup> FACT<sup>TM</sup> FACT Quiet Series<sup>TM</sup> FAST<sup>®</sup> FAST<sup>®</sup> FASTr<sup>TM</sup> GTO<sup>TM</sup> HiSeC<sup>TM</sup> ISOPLANAR<sup>™</sup> MICROWIRE<sup>™</sup> POP<sup>™</sup> PowerTrench<sup>™</sup> QFET<sup>™</sup> QS<sup>™</sup> Quiet Series<sup>™</sup> SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8

TinyLogic™ UHC™ VCX™

# DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.