

HT46R64/HT46C64 8-Bit A/D with LCD Type MCU

Features

- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{SYS}=8MHz: 3.3V~5.5V
- 24 bidirectional I/O lines
- Two external interrupt input
- One 8-bit and one 16-bit programmable timer/event counter with PFD (programmable frequency divider) function
- LCD driver with 33×3 or 32×4 segments (logical output option for SEG0~SEG15)
- 4K×15 program memory
- 192×8 data memory RAM
- Supports PFD for sound generation
- Real Time Clock (RTC)
- 8-bit prescaler for RTC

General Description

The HT46R64/HT46C64 are 8-bit, high performance, RISC architecture microcontroller devices specifically designed for A/D product applications that interface directly to analog signals and which require LCD Interface. The mask version HT46C64 is fully pin and functionally compatible with the OTP version HT46R64 device.

The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, multi-channel A/D $\,$


- Watchdog Timer
- Buzzer output
- On-chip crystal, RC and 32768Hz crystal oscillator
- HALT function and wake-up feature reduce power consumption
- 8-level subroutine nesting
- 8 channels 10-bit resolution A/D converter
- 4-channel 8-bit PWM output shared with 4 I/O lines
- Bit manipulation instruction
- 16-bit table read instruction
- Up to 0.5µs instruction cycle with 8MHz system clock
- 63 powerful instructions
- All instructions in 1 or 2 machine cycles
- 56-pin SSOP, 100-pin QFP package

Converter, Pulse Width Modulation function, HALT and wake-up functions, in addition to a flexible and configurable LCD interface enhance the versatility of these devices to control a wide range of applications requiring analog signal processing and LCD interfacing, such as electronic metering, environmental monitoring, handheld measurement tools, motor driving, etc., for both industrial and home appliance application areas.

HT46C64 under development, available in 1Q, 2004.



Block Diagram





Pin Assignment



Pin Description

Pin Name	I/O	Options	Description
PA0/BZ PA1/BZ PA2 PA3/PFD PA4~PA7	I/O	Wake-up Pull-high Buzzer PFD	Bidirectional 8-bit input/output port. Each bit can be configured as wake-up in- put by option. Software instructions determine the CMOS output or Schmitt Trigger input with or without pull-high resistor (determined by pull-high op- tions: bit option). The BZ, BZ and PFD are pin-shared with PA0, PA1 and PA3, respectively.
PB0/AN0 PB1/AN1 PB2/AN2 PB3/AN3 PB4/AN4 PB5/AN5 PB6/AN6 PB7/AN7	I/O	Pull-high	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output, Schmitt trigger input with or without pull-high resistor (determined by pull-high option: bit option) or A/D input. Once a PB line is selected as an A/D input (by using software control), the I/O function and pull-high resistor are disabled automatically.
PD0/PWM0 PD1/PWM1 PD2/PWM2 PD3/PWM3	I/O	Pull-high PWM	Bidirectional 4-bit input/output port. Software instructions determine the CMOS output, Schmitt trigger input with or without a pull-high resistor (determined by pull-high option: bit option). The PWM0/PWM1/PWM2/PWM3 output function are pin-shared with PD0/PD1/PD2/PD3 (dependent on PWM options).
PD4/INT0 PD5/INT1 PD6/TMR0 PD7/TMR1	I/O	Pull-high	Bidirectional 4-bit input/output port. Software instructions determine the CMOS output, Schmitt trigger input with or without a pull-high resistor (determined by pull-high option: bit option). The INTO, INT1, TMR0 and TMR1 are pin-shared with PD4/PD5/PD6/PD7.
VSS			Negative power supply, ground
VLCD	Ι		LCD power supply
VMAX	I		IC maximum voltage connect to VDD, VLCD or V1
V1, V2, C1, C2	I	_	Voltage pump
COM0~COM2 COM3/SEG32	0	1/3 or 1/4 Duty	SEG32 can be set as a segment or as a common output driver for LCD panel by options. COM0~COM2 are outputs for LCD panel plate.
SEG0~SEG31	0	Logical Output	LCD driver outputs for LCD panel segments. SEG0~SEG23 can be optioned as logical outputs.
OSC1 OSC2	0 	Crystal or RC	OSC1 and OSC2 are connected to an RC network or a crystal (by options) for the internal system clock. In the case of RC operation, OSC2 is the output ter- minal for 1/4 system clock. The system clock may come from the RTC oscilla- tor. If the system clock comes from RTCOSC, these two pins can be floating.
OSC3 OSC4	0 1	RTC or System Clock	Real time clock oscillators. OSC3 and OSC4 are connected to a 32768Hz crystal oscillator for timing purposes or to a system clock source (depending on the options). No built-in capacitor
VDD	_		Positive power supply
RES	Ι		Schmitt trigger reset input, active low

Absolute Maximum Ratings

Supply VoltageV_SS=0.3V to V_SS+6.0V	Storage Temperature50°C to 125°C
Input VoltageV_SS=0.3V to V_DD+0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

Ta=25°C

Currents and	Deveration		Test Conditions	Min	T	Merr	1114	
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit	
、 <i>,</i>		_	f _{SYS} =4MHz	2.2		5.5	V	
V _{DD}	Operating Voltage		f _{SYS} =8MHz	3.3		5.5	V	
	Operating Current	3V	No load, ADC off	_	1	2	mA	
I _{DD1}	(Crystal OSC)	5V	f _{SYS} =4MHz	_	3	5	mA	
	Operating Current	3V	No load, ADC off	_	1	2	mA	
I _{DD2}	(RC OSC)	5V	f _{SYS} =4MHz	_	3	5	mA	
I _{DD3}	Operating Current	5V	No load, ADC off f _{SYS} =8MHz	_	3	5	mA	
I	Operating Current	3V	No load ADC off	_	0.3	0.6	mA	
DD4	(f _{SYS} =32768Hz)	5V	No load, ADC off	_	0.6	1	mA	
I	Standby Current	3V	No load, system HALT			1	μA	
I _{STB1}	(*f _S =T1)	5V	LCD off at HALT			2	μA	
I _{STB2}	Standby Current	3V	No load, system HALT		2.5	5	μA	
'STB2	(*f _S =32.768kHz OSC)	5V	LCD on at HALT, C type	—	10	20	μA	
I _{STB3}	Standby Current	3V	No load, system HALT	_	2	5	μA	
'STB3	(*f _S =WDT RC OSC)	5V	LCD on at HALT, C type	_	6	10	μA	
	Standby Current	3V	No load, system HALT LCD on at HALT, R type,		17	30	μA	
-5104	(*f _S =32.768kHz OSC)	5V	1/2 bias, VLCD=VDD (Low bias current option)	_	34	60	μA	
I _{STB5}	Standby Current	3V	No load, system HALT LCD on at HALT, R type,		13	25	μΑ	
	(*f _S =32.768kHz OSC)	5V	1/3 bias, VLCD=VDD (Low bias current option)	_	28	50	μA	
I _{STB6}	Standby Current	3V	No load, system HALT LCD on at HALT, R type,	—	14	25	μA	
12180	(*f _S =WDT RC OSC)	5V	1/2 bias, VLCD=VDD (Low bias current option)	—	26	50	μA	
I _{STB7}	Standby Current	3V	No load, system HALT LCD on at HALT, R type,	_	10	20	μA	
5167	(*f _S =WDT RC OSC)	5V	1/3 bias, VLCD=VDD (Low bias current option)	—	19	40	μA	
V _{IL1}	Input Low Voltage for I/O Ports, TMR and INT	_	_	0	—	0.3V _{DD}	V	
V _{IH1}	Input High Voltage for I/O Ports, TMR and INT	_		0.7V _{DD}		V _{DD}	V	
V _{IL2}	Input Low Voltage (RES)	_	_	0		0.4V _{DD}	V	
V _{IH2}	Input High Voltage (RES)	_	_	0.9V _{DD}	_	V _{DD}	V	
V _{LVR}	Low Voltage Reset Voltage	_		2.7	3.2	3.6	V	
V _{LVD}	Low Voltage Detector Voltage	_	_	3.0	3.3	3.6	V	
1	I/O Port Segment Logic Output	3V		6	12	_	mA	
l _{ol}	Sink Current	5V	V _{OL} =0.1V _{DD}	10	25		mA	



Cumhal	Demension		Test Conditions	Min.	T	Max	11 14	
Symbol	Parameter	\mathbf{V}_{DD}	DD Conditions		Тур.	Max.	Unit	
	I/O Port Segment Logic Output	3V	V -0.0V	-2	-4	_	mA	
ЮН	Source Current	5V	V _{OH} =0.9V _{DD}	-5	-8		mA	
Б	Pull-high Resistance of I/O Ports			40	60	80	kΩ	
R _{PH}	and INTO, INT1	5V		10	30	50	kΩ	
V _{AD}	A/D Input Voltage			0	_	V _{DD}	V	
E _{AD}	A/D Conversion Integral Nonlinearity Error		_	_	±0.5	±1	LSB	
	Additional Power Consumption	3V		_	0.5	1	mA	
IADC	if A/D Converter is Used	5V			1.5	3	mA	

Note: "*f_S" please refer to clock option of WDT (page 13)

A.C. Characteristics

Ta=25°C

		Test Conditions			_			
Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit	
£	Quarters Olivela	_	2.2V~5.5V	400	_	4000	kHz	
f _{SYS1}	System Clock	_	3.3V~5.5V	400	_	8000	kHz	
f _{SYS2}	System Clock (32768Hz Crystal OSC)	_	2.2V~5.5V	_	32768		Hz	
f _{RTCOSC}	RTC Frequency		_	_	32768	_	Hz	
£	Timer I/P Frequency	_	2.2V~5.5V	0	_	4000	kHz	
TTIMED	(TMR0/TMR1)	_	3.3V~5.5V	0	_	8000	kHz	
	Wetchele a One illeter Deviced	3V		45	90	180	μs	
twptosc	Watchdog Oscillator Period	5V		32	65	130	μs	
t _{RES}	External Reset Low Pulse Width	_		1	_		μs	
t _{SST}	System Start-up Timer Period	_	Power-up or wake-up from HALT	_	1024	_	t _{SYS}	
t _{INT}	Interrupt Pulse Width	_	_	1	_	_	μs	
t _{AD}	A/D Clock Period	_	_	1	_		μs	
t _{ADC}	A/D Conversion Time	_		_	76		t _{AD}	
t _{ADCS}	A/D Sampling Time	_		_	32	_	t _{AD}	

Note: t_{SYS}= 1/f_{SYS}



Functional Description

Execution Flow

The system clock is derived from either a crystal or an RC oscillator or a 32768Hz crystal oscillator. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.


Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme makes it possible for each instruction to be effectively executed in a cycle. If an instruction changes the value of the program counter, two cycles are required to complete the instruction.

Program Counter – PC

The program counter (PC) is 12 bits wide and it controls the sequence in which the instructions stored in the program ROM are executed. The contents of the PC can specify a maximum of 4096 addresses. After accessing a program memory word to fetch an instruction code, the value of the PC is incremented by 1. The PC then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading a PCL register, a subroutine call, an initial reset, an internal interrupt, an external interrupt, or returning from a subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get a proper instruction; otherwise proceed to the next instruction.



Mode		Program Counter										
		*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0
External Interrupt 0	0	0	0	0	0	0	0	0	0	1	0	0
External Interrupt 1	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 0 Overflow	0	0	0	0	0	0	0	0	1	1	0	0
Timer/Event Counter 1 Overflow	0	0	0	0	0	0	0	1	0	0	0	0
Time Base Interrupt	0	0	0	0	0	0	0	1	0	1	0	0
RTC Interrupt	0	0	0	0	0	0	0	1	1	0	0	0
A/D Converter Interrupt	0	0	0	0	0	0	0	1	1	1	0	0
Skip	PC+2											
Loading PCL	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return From Subroutine	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Execution Flow

Program Counter

Note: *11~*0: Program counter bits #11~#0: Instruction code bits S11~S0: Stack register bits @7~@0: PCL bits



HT46R64/HT46C64

The lower byte of the PC (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination is within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.

Program Memory – EPROM

The program memory (EPROM) is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 4096×15 bits which are addressed by the PC and table pointer.


Certain locations in the ROM are reserved for special usage:

Location 000H

Location 000H is reserved for program initialization. After chip reset, the program always begins execution at this location.

Location 004H

Location 004H is reserved for the external interrupt service program. If the $\overline{INT0}$ input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 004H.



Program Memory

Location 008H

Location 008H is reserved for the external interrupt service program also. If the $\overline{INT1}$ input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 008H.

Location 00CH

Location 00CH is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Location 010H

Location 010H is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 010H.

Location 014H

Location 014H is reserved for the Time Base interrupt service program. If a Time Base interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 014H.

Location 018H

Location 018H is reserved for the real time clock interrupt service program. If a real time clock interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 018H.

Location 01CH

Location 01CH is reserved for the A/D converter interrupt service program. If an A/D converter interrupt results from an end of A/D conversion and the stack is not full, the program begins execution at location 01CH.

Table location

Any location in the ROM can be used as a look-up table. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the contents of the higher-order byte to TBLH (Table Higher-order byte register) (08H). Only the destination of the lower-order byte in the table is well-defined; the other bits of the table word are all transferred to the lower portion of TBLH. The TBLH is read only, and the table pointer (TBLP) is a read/write register (07H), indicating the table location. Before accessing the table, the location should be placed in TBLP. All the table related instructions require 2 cycles to complete the operation.

In a true tion (a)						Table L	ocation					
Instruction(s)	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: *11~*0: Table location bits @7~@0: Table pointer bits P11~P8: Current program counter bits



These areas may function as a normal ROM depending upon the user's requirements.

Stack Register - STACK

The stack register is a special part of the memory used to save the contents of the PC. The stack is organized into 8 levels and is neither part of the data nor part of the program, and is neither readable nor writeable. Its activated level is indexed by a stack pointer (SP) and is neither readable nor writeable. At the start of a subroutine call or an interrupt acknowledgment, the contents of the PC is pushed onto the stack. At the end of the subroutine or interrupt routine, signaled by a return instruction (RET or RETI), the contents of the PC is restored to its previous value from the stack. After chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag is recorded but the acknowledgment is still inhibited. Once the SP is decremented (by RET or RETI), the interrupt is serviced. This feature prevents stack overflow, allowing the programmer to use the structure easily. Likewise, if the stack is full, and a "CALL" is subsequently executed, a stack overflow occurs and the first entry is lost (only the most recent sixteen return addresses are stored).

Data Memory – RAM

The data memory (RAM) is designed with 224×8 bits, and is divided into two functional groups, namely; special function registers 32×8 bit and general purpose data memory, 192×8 bit most of which are readable/writable, although some are read only. The special function register are overlapped in any banks.

Of the two types of functional groups, the special function registers consist of an Indirect addressing register 0 (00H), a Memory pointer register 0 (MP0;01H), an Indirect addressing register 1 (02H), a Memory pointer register 1 (MP1;03H), a Bank pointer (BP;04H), an Accumulator (ACC;05H), a Program counter lower-order byte register (PCL;06H), a Table pointer (TBLP;07H), a Table higher-order byte register (TBLH;08H), a Real time clock control register (RTCC;09H), a Status register (STATUS;0AH), an Interrupt control register 0 (INTC0;0BH), a Timer/Event Counter 0 (TMR0; 0DH), a Timer/Event Counter 0 control register (TMR0C;0EH), a Timer/Event Counter 1 (TMR1H:0FH;TMR1L:10H), a Timer/Event Counter 1 control register (TMR1C; 11H), Interrupt control register 1 (INTC1;1EH), PWM data register (PWM0;1AH, PWM1;1BH, PWM2;1CH, PWM3;1DH), the A/D result lower-order byte register (ADRL;24H), the A/D result higher-order byte register (ADRH;25H), the A/D control register (ADCR;26H), the A/D clock setting register (ACSR;27H), I/O registers (PA;12H, PB;14H, PD;18H) and I/O control registers (PAC;13H, PBC;15H, PDC;19H). The remaining space before the 40H is re-

00H Indirect Addressing Register 0 01H MP0 02H Indirect Addressing Register 1 MP1 03H BP 04H ACC 05H PCL 06H TBLP 07H 08H TBLH 09H RTCC 0AH STATUS 0BH INTC0 0CH 0DH TMR0 TMR0C 0EH 0FH TMR1H 10H TMR1L 11H TMR1C 12H PA 13H PAC 14H PB PBC Special Purpose 15H Data Memory 16H 17H 18H PD 19H PDC 1AH PWM0 1BH PWM1 1CH PWM2 1DH PWM3 1EH INTC1 1FH 20H 21H 22H 23H 24H ADRL 25H ADRH 26H ADCR 27H ACSR 28H 3ĖH 40H : Unused General Purpose Data Memory Read as "00" (192 Bytes) FFH

RAM Mapping

served for future expanded usage and reading these locations will get "00H". The space before 40H is overlapping in each bank. The general purpose data memory, addressed from 40H to FFH, is used for data and control information under instruction commands. All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR



[m].i". They are also indirectly accessible through memory pointer registers (MP0;01H/MP1;03H). The space before 40H is overlapping in each bank.

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] accesses the RAM pointed to by MP0 (01H) and MP1(03H) respectively. Reading location 00H or 02H indirectly returns the result 00H. While, writing it indirectly leads to no operation.

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are both 8-bit registers used to access the RAM by combining corresponding indirect addressing registers. MP0 can only be applied to data memory, while MP1 can be applied to data memory and LCD display memory.

Accumulator – ACC

The accumulator (ACC) is related to the ALU operations. It is also mapped to location 05H of the RAM and is capable of operating with immediate data. The data movement between two data memory locations must pass through the ACC.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations and provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ etc.)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – STATUS

The status register (0AH) is 8 bits wide and contains, a carry flag (C), an auxiliary carry flag (AC), a zero flag (Z), an overflow flag (OV), a power down flag (PDF), and a watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

Except for the TO and PDF flags, bits in the status register can be altered by instructions similar to other registers. Data written into the status register does not alter the TO or PDF flags. Operations related to the status register, however, may yield different results from those intended. The TO and PDF flags can only be changed by a Watchdog Timer overflow, chip power-up, or clearing the Watchdog Timer and executing the "HALT" instruction. The Z, OV, AC, and C flags reflect the status of the latest operations.

On entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status is important, and if the subroutine is likely to corrupt the status register, the programmer should take precautions and save it properly.

Interrupts

The device provides two external interrupts, two internal timer/event counter interrupts, an internal time base interrupt, and an internal real time clock interrupt and the A/D converter interrupt (NMI). The interrupt control register 0 (INTC0;0BH) and interrupt control register 1 (INTC1;1EH) both contain the interrupt control bits that are used to set the enable/disable status and interrupt request flags.

Labels	Bits	Function
с	0	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
ov	3	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PDF	4	PDF is cleared by either a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
то	5	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
	6~7	Unused bit, read as "0"

Status Register



Once an interrupt subroutine is serviced, other interrupts except NMI are all blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may take place during this interval, but only the interrupt request flag will be recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC0 or of INTC1 may be set in order to allow interrupt nesting. Once the stack is full, the interrupt request (including NMI) will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack should be prevented from becoming full.

All these interrupts can support a wake-up function. As an interrupt is serviced, a control transfer occurs by pushing the contents of the PC onto the stack followed by a branch to a subroutine at the specified location in the ROM. Only the contents of the PC is pushed onto the stack. If the contents of the register or of the status register (STATUS) is altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a an edge transition of $\overline{\rm INT0}$ or $\overline{\rm INT1}$ (ROM code option: high to low, low to high, low to high or high to low), and the related interrupt request flag (EIF0; bit 4 of INTC0, EIF1; bit 5 of INTC0) is set as well. After the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04H or 08H occurs. The interrupt request flag (EIF0 or EIF1) and EMI bits are all cleared to disable other maskable interrupts. The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F; bit 6 of INTC0), which is normally caused by a timer overflow. After the interrupt is enabled, and the stack is not full, and the T0F bit is set, a subroutine call to location 0CH occurs. The related interrupt request flag (T0F) is reset, and the EMI bit is cleared to disable other maskable interrupts. Timer/Event Counter 1 is operated in the same manner but its related interrupt request flag is T1F (bit 4 of INTC1) and its subroutine call location is 10H.

The time base interrupt is initialized by setting the time base interrupt request flag (TBF; bit 5 of INTC1), that is caused by a regular time base signal. After the interrupt is enabled, and the stack is not full, and the TBF bit is set, a subroutine call to location 14H occurs. The related interrupt request flag (TBF) is reset and the EMI bit is cleared to disable further maskable interrupts.

The real time clock interrupt is initialized by setting the real time clock interrupt request flag (RTF; bit 6 of INTC1), that is caused by a regular real time clock signal. After the interrupt is enabled, and the stack is not full, and the RTF bit is set, a subroutine call to location 18H occurs. The related interrupt request flag (RTF) is reset and the EMI bit is cleared to disable further maskable interrupts. The non-maskable A/D converter interrupt (NMI) is controlled by EADI (bit 7 of the INTO), when the EADI="1", the A/D converter interrupt will be enabled. If the EADI="0", the A/D converter interrupt will be disable. The NMI cannot be masked by disabling the EMI. After the interrupt is enabled, and the stack is not full, a subroutine call to location 1CH occurs.

Register	Bit No.	Label	Function			
	0	EMI	Control the master (global) interrupt (1=enabled; 0=disabled)			
	1	EEI0	Control the external interrupt 0 (1=enabled; 0=disabled)			
	2	EEI1	Control the external interrupt 1 (1=enabled; 0=disabled)			
INTC0	3	ET01	Control the Timer/Event Counter 0 interrupt (1=enabled; 0=disabled)			
(0BH)	4	EIF0	External interrupt 0 request flag (1=active; 0=inactive)			
	5 EIF1 6 TOF		External interrupt 1 request flag (1=active; 0=inactive)			
			Internal Timer/Event Counter 0 request flag (1=active; 0=inactive)			
	7	EADI	Control the A/D converter interrupt (NMI; 1=enable; 0=disable)			
	0	ET1I	Control the Timer/Event Counter 1 interrupt (1=enabled; 0=disabled)			
	1 ETBI		Control the time base interrupt (1=enabled; 0:disabled)			
	2	ERTI	Control the real time clock interrupt (1=enabled; 0:disabled)			
INTC1	3	_	Unused bit, read as "0"			
(1EH)	4	T1F	Internal Timer/Event Counter 1 request flag (1=active; 0=inactive)			
	5	TBF	Time base request flag (1=active; 0=inactive)			
	6	RTF	Real time clock request flag (1=active; 0=inactive)			
	7		Unused bit, read as "0"			

INTC Register



During the execution of an interrupt subroutine, other maskable interrupt acknowledgments are all held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set both to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI sets the EMI bit and enables an interrupt service, but RET does not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses are serviced on the latter of the two T2 pulses if the corresponding interrupts are enabled. In the case of simultaneous requests, the priorities in the following table apply. Except for A/D converter interrupt (NMI). These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External interrupt 0	2	04H
External interrupt 1	3	08H
Timer/Event Counter 0 overflow	4	0CH
Timer/Event Counter 1 overflow	5	10H
Time base interrupt	6	14H
Real time clock interrupt	7	18H
A/D converter interrupt (This is a Non-Maskable Interrupt: NMI)	1	1CH


The Timer/Event Counter 0 interrupt request flag (T0F), external interrupt 1 request flag (EIF1), external interrupt 0 request flag (EIF0), enable Timer/Event Counter 0 interrupt bit (ET0I), enable external interrupt 1 bit (EE11), enable external interrupt 0 bit (EE10), enable master interrupt bit (EMI), and enable control the A/D converter interrupt (EADI) make up of the Interrupt Control register 0 (INTC0) which is located at 0BH in the RAM. The real time clock interrupt request flag (RTF), time base interrupt request flag (T3F), Timer/Event Counter 1 interrupt request flag (T1F), enable real time clock interrupt bit (ERTI), and enable time base interrupt bit (ETBI), enable Timer/Event Counter 1 interrupt bit (ET1I) on the other hand, constitute the Interrupt Control register 1 (INTC1) which is located at 1EH in the RAM. EMI, EEI0, EEI1, ET0I, ET1I, ETBI, and ERTI are all used to control the enable/disable status of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (RTF, TBF, T0F, T1F, EIF1, EIF0) are all set, they remain in the INTC1 or INTC0 respectively until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program should not use the "CALL subroutine" within the interrupt subroutine. It's because interrupts often occur in an unpredictable manner or require to be serviced immediately in some applications. During that period, if only one stack is left, and enabling the interrupt is not well controlled, operation of the "call" in the interrupt subroutine may damage the original control sequence.

Oscillator Configuration

The device provides three oscillator circuits for system clocks, i.e., RC oscillator, crystal oscillator and 32768Hz crystal oscillator, determined by options. No matter what type of oscillator is selected, the signal is used for the system clock. The HALT mode stops the system oscillator (RC and crystal oscillator only) and ignores external signal in order to conserve power. The 32768Hz crystal oscillator still runs at HALT mode. If the 32768Hz crystal oscillator is selected as the system oscillator, the system oscillator is stopped; but the instruction execution is stopped. Since the 32768Hz oscillator is also designed for timing purposes, the internal timing (RTC, time base, WDT) operation still runs even if the system enters the HALT mode.

Of the three oscillators, if the RC oscillator is used, an external resistor between OSC1 and VSS is required, and the range of the resistance should be from $30k\Omega$ to $750k\Omega$. The system clock, divided by 4, is available on OSC2 with pull-high resistor, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature, and the chip itself due to process variations. It is therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.



System Oscillator

Note: *32768Hz crystal enable condition: For WDT clock source or for system clock source.

On the other hand, if the crystal oscillator is selected, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. A resonator may be connected between OSC1 and OSC2 to replace the crystal and to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

There is another oscillator circuit designed for the real time clock. In this case, only the 32.768kHz crystal oscillator can be applied. The crystal should be connected between OSC3 and OSC4.

The RTC oscillator circuit can be controlled to oscillate quickly by setting the "QOSC" bit (bit 4 of RTCC). It is recommended to turn on the quick oscillating function upon power on, and then turn it off after 2 seconds.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Although the system enters the power down mode, the system clock stops, and the WDT oscillator still works with a period of approximately $65\mu s@5V$. The WDT oscillator can be disabled by options to conserve power.

Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or an instruction clock (system clock/4) or a real time clock oscillator (RTC oscillator). The timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The WDT can be disabled by options. But if the WDT is disabled, all executions related to the WDT lead to no operation.

Once an internal WDT oscillator (RC oscillator with period 65μ s@5V normally) is selected, it is divided by 2^{12} ~ 2^{15} (by option to get the WDT time-out period). The minimum period of WDT time-out period is about 300ms~600ms. This time-out period may vary with temperature, VDD and process variations. By selection the WDT option, longer time-out periods can be realized. If the WDT time-out is selected 2^{15} , the maximum time-out period is divided by 2^{15} ~ 2^{16} about 2.1s~4.3s. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the halt state the WDT may stop counting and lose its protecting purpose. In this situation the logic

can only be restarted by external logic. If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.


The WDT overflow under normal operation initializes a "chip reset" and sets the status bit "TO". In the HALT mode, the overflow initializes a "warm reset", and only the PC and SP are reset to zero. To clear the contents of the WDT, there are three methods to be adopted, i.e., external reset (a low level to RES), software instruction, and a "HALT" instruction. There are two types of software instructions; "CLR WDT" and the other set -- "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one type of instruction can be active at a time depending on the options - "CLR WDT" times selection option. If the "CLR WDT" is selected (i.e., CLR WDT times equal one), any execution of the "CLR WDT" instruction clears the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e., CLR WDT times equal two), these two instructions have to be executed to clear the WDT; otherwise, the WDT may reset the chip due to time-out.

Multi-function Timer

The HT46R64/HT46C64 provides a multi-function timer for the WDT, time base and RTC but with different time-out periods. The multi-function timer consists of an 8-stage divider and a 7-bit prescaler, with the clock source coming from the WDT OSC or RTC OSC or the instruction clock (i.e., system clock divided by 4). The multi-function timer also provides a selectable frequency signal (ranges from $f_S/2^2$ to $f_S/2^8$) for LCD driver circuits, and a selectable frequency signal (ranging from $f_S/2^2$ to $f_S/2^9$) for the buzzer output by options. It is recommended to select a nearly 4kHz signal for the LCD driver circuits to have proper display.


Time Base

The time base offers a periodic time-out period to generate a regular internal interrupt. Its time-out period ranges from 2^{12} /f_S to 2^{15} /f_S selected by options. If time base time-out occurs, the related interrupt request flag (TBF; bit 5 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 14H occurs.



Watchdog Timer





Time Base

Real Time Clock – RTC

The real time clock (RTC) is operated in the same manner as the time base that is used to supply a regular internal interrupt. Its time-out period ranges from $f_S/2^8$ to $f_S/2^{15}$ by software programming . Writing data to RT2, RT1 and RT0 (bit 2, 1, 0 of RTCC;09H) yields various time-out periods. If the RTC time-out occurs, the related interrupt request flag (RTF; bit 6 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 18H occurs.

RT2	RT1	RT0	RTC Clock Divided Factor
0	0	0	2 ⁸ *
0	0	1	2 ⁹ *
0	1	0	2 ¹⁰ *
0	1	1	2 ¹¹ *
1	0	0	2 ¹²
1	0	1	2 ¹³
1	1	0	2 ¹⁴
1	1	1	2 ¹⁵

Note: "*" not recommended to be used

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following.


- The system oscillator turns off but the WDT oscillator keeps running (if the WDT oscillator or the real time clock is selected).
- The contents of the on-chip RAM and of the registers remain unchanged.
- The WDT is cleared and start recounting (if the WDT clock source is from the WDT oscillator or the real time clock oscillator).

- All I/O ports maintain their original status.
- The PDF flag is set but the TO flag is cleared.
- LCD driver is still running (if the WDT OSC or RTC OSC is selected).

The system quits the HALT mode by an external reset, an interrupt, an external falling edge signal on port A, or a WDT overflow. An external reset causes device initialization, and the WDT overflow performs a "warm reset". After examining the TO and PDF flags, the reason for chip reset can be determined. The PDF flag is cleared by system power-up or by executing the "CLR WDT" instruction, and is set by executing the "HALT" instruction. On the other hand, the TO flag is set if WDT time-out occurs, and causes a wake-up that only resets the PC (Program Counter) and SP, and leaves the others at their original state.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by options. Awakening from an I/O port stimulus, the program resumes execution of the next instruction. On the other hand, awakening from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program resumes execution at the next instruction. But if the interrupt is enabled, and the stack is not full, the regular interrupt response takes place.

When an interrupt request flag is set before entering the "HALT" status, the system cannot be awakened using that interrupt.



Real Time Clock



HT46R64/HT46C64

If wake-up events occur, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy period is inserted after the wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution is delayed by more than one cycle. However, if the wake-up results in the next instruction execution, the execution will be performed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

Reset

There are three ways in which reset may occur.

- RES is reset during normal operation
- RES is reset during HALT
- WDT time-out is reset during normal operation

The WDT time-out during HALT differs from other chip reset conditions, for it can perform a "warm reset" that resets only the PC and SP and leaves the other circuits at their original state. Some registers remain unaffected during any other reset conditions. Most registers are reset to the "initial condition" once the reset conditions are met. Examining the PDF and TO flags, the program can distinguish between different "chip resets".


то	PDF	RESET Conditions			
0	0	RES reset during power-up			
u	u	RES reset during normal operation			
0	1	RES Wake-up HALT			
1	u	WDT time-out during normal operation			
1	1	WDT Wake-up HALT			

Note: "u" stands for unchanged

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system awakes from the HALT state or during power up. Awaking from the HALT state or system power-up, the SST delay is added.


An extra SST delay is added during the power-up period, and any wake-up from HALT may enable only the SST delay. The functional unit chip reset status is shown below.


PC	000H
Interrupt	Disabled
Prescaler, Divider	Cleared
WDT, RTC, Time Base	Cleared. After master reset, WDT starts counting
Timer/event Counter	Off
Input/output Ports	Input mode
SP	Points to the top of the stack




Reset Circuit

Note: "*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.







Reset Configuration



The register states are summarized below:

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMR0	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR0C	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu
TMR1H	XXXX XXXX	XXXX XXXX	XXXX XXXX	xxxx xxxx	นนนน นนนน
TMR1L	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR1C	0000 1	0000 1	0000 1	0000 1	uuuu u
Program Counter	0000H	0000H	0000H	0000H	0000H
MP0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	սսսս սսսս
MP1	xxxx xxxx	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
BP	0000 0000	0000 0000	0000 0000	0000 0000	սսսս սսսս
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	սսսս սսսս
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	սսսս սսսս
TBLH	-xxx xxxx	-xxx xxxx	-xxx xxxx	-xxx xxxx	-uuu uuuu
STATUS	00 xxxx	1u uuuu	นน นนนน	01 uuuu	11 uuuu
INTC0	0000 0000	0000 0000	0000 0000	0000 0000	սսսս սսսս
INTC1	-000 -000	-000 -000	-000 -000	-000 -000	-uuu -uuu
RTCC	00 0111	00 0111	00 0111	00 0111	uu uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PAC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PB	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PBC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PD	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PDC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PWM0	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս
PWM1	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս
PWM2	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս
PWM3	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս
ADRL	xx	xx	xx	xx	uu
ADRH	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս
ADCR	0100 0000	0100 0000	0100 0000	0100 0000	นนนน นนนน
ACSR	100	100	100	00	uuu

Note: "*" stands for warm reset

"u" stands for unchanged

"x" stands for unknown


Timer/Event Counter

Two timer/event counters (TMR0,TMR1) are implemented in the microcontroller. The Timer/Event Counter 0 contains a 8-bit programmable count-up counter and the clock may come from an external source or an internal clock source. An internal clock source comes from f_{SYS} . The Timer/Event Counter 1 contains a 16-bit programmable count-up counter and the clock may come from an external source or an internal clock source. An internal clock source comes from $f_{SYS}/4$ or 32768Hz selected by option. The external clock input allows the user to count external events, measure time intervals or pulse widths, or to generate an accurate time base.

There are two registers related to the Timer/Event Counter 0; TMR0 ([0DH]) and TMR0C ([0EH]). Two physical registers are mapped to TMR0 location; writing TMR0 puts the starting value in the Timer/Event Counter 0 register and reading TMR0 takes the contents of the Timer/Event Counter 0. The TMR0C is a timer/event counter control register, which defines some options. There are three registers related to the Timer/Event Counter 1; TMR1H (0FH), TMR1L (10H) and TMR1C (11H). Writing TMR1L will only put the written data to an internal lower-order byte buffer (8-bit) and writing TMR1H will transfer the specified data and the contents of the lower-order byte buffer to TMR1H and TMR1L registers, respectively.

The Timer/Event Counter 1 preload register is changed everytime there is a writing operation to TRM1H. Reading TMR1H will latch the contents of TMR1H and TMR1L counters to the destination and the lower-order byte buffer, respectively. Reading the tMR1L will read the contents of the lower-order byte buffer. The TMR1C is the Timer/Event Counter 1 control register, which defines the operating mode, counting enable or disable and an active edge.

The TM0 and TM1 bits define the operation mode. The event count mode is used to count external events, which means that the clock source is from an external (TMR0, TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the internal selected clock source. Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0, TMR1), and the counting is based on the internal selected clock source.



Timer/Event Counter 1



In the event count or timer mode, the timer/event counter 0(1) starts counting at the current contents in the timer/event counter 0(1)and ends at FFH(FFFH). Once an overflow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag (T0F; bit 6 of INTC0, T1F; bit 4 of INTC1). In the pulse width measurement mode with the values of the TON and TE bits equal to 1, after the TMR0 (TMR1) has received a transient from low to high (or high to low if the TE bit is "0"), it will start counting until the TMR0 (TMR1) returns to the original level and resets the TON. The measured result remains in the timer/event counter even if the activated transient occurs again. In other words, only 1-cycle measurement can be made until the TON is set. The cycle measurement will re-function as long as it receives further transient pulse. In this operation mode, the timer/event counter begins counting not according to the logic level but to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter register and issues an interrupt request, as in the other two modes, i.e., event and timer modes.

To enable the counting operation, the Timer ON bit (TON; bit 4 of TMR0C or TMR1C) should be set to 1. In the pulse width measurement mode, the TON is automatically cleared after the measurement cycle is completed. But in the other two modes, the TON can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is one of the wake-up sources and can also be applied to a PFD (Programmable Frequency Divider)

Label (TMR0C)	Bits	Function
PSC0~ PSC2	0~2	To define the prescaler stages. PSC2, PSC1, PSC0= 000: $f_{INT}=f_{SYS}$ 001: $f_{INT}=f_{SYS}/2$ 010: $f_{INT}=f_{SYS}/4$ 011: $f_{INT}=f_{SYS}/8$ 100: $f_{INT}=f_{SYS}/16$ 101: $f_{INT}=f_{SYS}/32$ 110: $f_{INT}=f_{SYS}/64$ 111: $f_{INT}=f_{SYS}/128$
TE	3	Defines the TMR active edge of timer/event counter (0=active on low to high; 1=active on high to low)
TON	4	Enable/disable timer counting (0=disabled; 1=enabled)
_	5	Unused bit, read as "0"
TM0 TM1	6 7	Defines the operating mode (TM1, TM0) 01= Event count mode (External clock) 10= Timer mode (Internal clock) 11= Pulse Width measurement mode (External clock) 00= Unused

TMR0C Register

Label (TMR1C)	Bits	Function
_	0~2	Unused bit, read as "0"
TE	3	Defines the TMR1 active edge of the timer/event counter (0= active on low to high; 1= active on high to low)
TON	4	Enable/disable timer counting (0= disabled; 1= enabled)
тѕ	5	Defines the TMR1 internal clock source (0=f _{SYS} /4; 1=32768Hz)
TM0 TM1	6 7	Defines the operating mode (TM0, TM1) 01= Event count mode (External clock) 10= Timer mode (Internal clock) 11= Pulse Width measurement mode (External clock) 00= Unused

TMR1C Register



output at PA3 by options. Only one PFD (PFD0 or PFD1) can be applied to PA3 by options . No matter what the operation mode is, writing a 0 to ET0I or ET1I disables the related interrupt service. When the PFD function is selected, executing "SET [PA].3" instruction to enable PFD output and executing "CLR [PA].3" instruction to disable PFD output.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter is turn on, data written to the timer/event counter is kept only in the timer/event counter preload register. The timer/event counter still continues its operation until an overflow occurs.

When the timer/event counter (reading TMR0/TMR1) is read, the clock is blocked to avoid errors, as this may results in a counting error. Blocking of the clock should be taken into account by the programmer. It is strongly recommended to load a desired value into the TMR0/TMR1 register first, before turning on the related timer/event counter, for proper operation since the initial value of TMR0/TMR1 is unknown. Due to the timer/event counter scheme, the programmer should pay special attention on the instruction to enable then disable the timer for the first time, whenever there is a need to use the timer/event counter function, to avoid unpredictable result. After this procedure, the timer/event function can be operated normally.

The bit0~bit2 of the TMR0C can be used to define the pre-scaling stages of the internal clock sources of timer/event counter 0. The definitions are as shown. The overflow signal of timer/event counter can be used to generate the PFD signal. The timer prescaler is also used as the PWM counter.

Input/Output Ports

There are 24 bidirectional input/output lines in the microcontroller, labeled as PA, PB and PD, which are mapped to the data memory of [12H], [14H] and [18H] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H or 18H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PDC) to control the input/output configuration. With this control register, CMOS output or Schmitt Trigger input with or without pull-high resistor structures can be re-configured dynamically under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "1",

the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H and 19H.

After a chip reset, these input/output lines remain at high levels or floating state (depending on pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H or 18H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device.

Each I/O port has a pull-high option. Once the pull-high option is selected, the I/O port has a pull-high resistor, otherwise, there's none. Take note that a non-pull-high I/O port operating in input mode will cause a floating state.

The PA3 is pin-shared with the PFD signal. If the PFD option is selected, the output signal in output mode of PA3 will be the PFD signal generated by timer/event counter overflow signal. The input mode always retain its original functions. Once the PFD option is selected, the PFD output signal is controlled by PA3 data register only. Writing "1" to PA3 data register will enable the PFD output function and writing 0 will force the PA3 to remain at "0". The I/O functions of PA3 are shown below.


I/O	l/P	O/P	l/P	O/P
Mode	(Normal)	(Normal)	(PFD)	(PFD)
PA3	Logical Input	Logical Output	Logical Input	

Note: The PFD frequency is the timer/event counter overflow frequency divided by 2.

The PA0, PA1, PA3, PD4, PD5, PD6 and PD7 are pin-shared with BZ, $\overline{\text{BZ}}$, PFD, $\overline{\text{INT0}}$, $\overline{\text{INT1}}$, TMR0 and TMR1 pins respectively.

The PA0 and PA1 are pin-shared with BZ and $\overline{\text{BZ}}$ signal, respectively. If the BZ/ $\overline{\text{BZ}}$ option is selected, the output signal in output mode of PA0/PA1 will be the buzzer signal generated by multi-function timer. The input mode always remain in its original function. Once the BZ/ $\overline{\text{BZ}}$ option is selected, the buzzer output signal are controlled by the PA0, PA1 data register only.





Input/Output Ports

The I/O function of PA0/PA1 are shown b	below.
---	--------

PA0 I/O	Ι	Ι	0	0	0	0	0	0	0	0
PA1 I/O	I	0	Ι	Ι	Ι	0	0	0	0	0
PA0 Mode	Х	Х	С	В	В	С	В	В	В	В
PA1 Mode	Х	С	Х	Х	Х	С	С	С	В	В
PA0 Data	Х	Х	D	0	1	D_0	0	1	0	1
PA1 Data	Х	D	Х	Х	Х	D1	D	D	Х	Х
PA0 Pad Status	Ι	Ι	D	0	В	D_0	0	В	0	В
PA1 Pad Status	Ι	D	Ι	Ι	Ι	D_1	D	D	0	В

Note: "I" input; "O" output

- "D, D0, D1" Data
- "B" buzzer option, BZ or $\overline{\text{BZ}}$
- "X" don't care
- "C" CMOS output

The PB can also be used as A/D converter inputs. The A/D function will be described later. There is a PWM function shared with PD0/PD1/PD2/PD3. If the PWM function is enabled, the PWM0/PWM1/PWM2/PWM3 signal will appear on PD0/PD1/PD2/PD3 (if PD0/PD1/PD2/PD3 is operating in output mode). Writing "1" to PD0~PD3 data register will enable the PWM output function and writing "0" will force the PD0~PD3 to remain at "0". The I/O functions of PD0/PD1/PD2/PD3 are as shown.

I/O	l/P	O/P	I/P	O/P
Mode	(Normal)	(Normal)	(PWM)	(PWM)
PD0 PD1 PD2 PD3	Logical Input	Logical Output	Logical Input	PWM0 PWM1 PWM2 PWM3

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.

The definitions of PFD control signal and PFD output frequency are listed in the following table.

Timer	Timer Preload Value	PA3 Data Register	PA3 Pad State	PFD Frequency
OFF	Х	0	0	Х
OFF	Х	1	U	Х
ON	N	0	0	Х
ON	N	1	PFD	f _{TMR} /[2×(M-N)]

Note: "X" stands for unused

"U" stands for unknown

"M" is "65536" for PFD0 or PFD1

"N" is preload value for timer/event counter

 $"f_{\mathsf{TMR}}"$ is input clock frequency for timer/event counter

PWM

The microcontroller provides 4 channels (6+2)/(7+1) (dependent on options) bits PWM output shared with PD0/PD1/PD2/PD3. The PWM channels have their data registers denoted as PWM0 (1AH), PWM1 (1BH), PWM2 (1CH) and PWM3 (1DH). The frequency source of the PWM counter comes from f_{SYS} . The PWM registers are two 8-bit registers. The waveforms of PWM outputs are as shown. Once the PD0/PD1/PD2/PD3 are selected as the PWM outputs and the output function of PD0/PD1/PD2/PD3 are enabled (PDC.0/PDC.1/PDC.2/PDC.3="0"), writing "1" to PD0/PD1/PD2/PD3



data register will enable the PWM output function and writing "0" will force the PD0/PD1/PD2/PD3 to stay at "0".

A (6+2) bits mode PWM cycle is divided into four modulation cycles (modulation cycle 0~modulation cycle 3). Each modulation cycle has 64 PWM input clock period. In a (6+2) bit PWM function, the contents of the PWM register is divided into two groups. Group 1 of the PWM register is denoted by DC which is the value of PWM.7~PWM.2.

The group 2 is denoted by AC which is the value of $PWM.1 \sim PWM.0$.

In a (6+2) bits mode PWM cycle, the duty cycle of each modulation cycle is shown in the table.

Parameter	AC (0~3)	Duty Cycle
Modulation cycle i	i <ac< td=""><td>DC+1 64</td></ac<>	DC+1 64
(i=0~3)	i≥AC	DC 64

A (7+1) bits mode PWM cycle is divided into two modulation cycles (modulation cycle0~modulation cycle 1). Each modulation cycle has 128 PWM input clock period.


In a (7+1) bits PWM function, the contents of the PWM register is divided into two groups. Group 1 of the PWM register is denoted by DC which is the value of PWM.7~PWM.1.

The group 2 is denoted by AC which is the value of $\ensuremath{\mathsf{PWM.0.}}$


In a (7+1) bits mode PWM cycle, the duty cycle of each modulation cycle is shown in the table.

Parameter	AC (0~1)	Duty Cycle	
Modulation cycle i (i=0~1)	i <ac< td=""><td>DC+1 128</td></ac<>	DC+1 128	
	i≥AC	DC 128	

The modulation frequency, cycle frequency and cycle duty of the PWM output signal are summarized in the following table.



(6+2) PWM Mode



(7+1) PWM Mode



PWM Modulation Frequency	PWM Cycle Frequency	-
f _{SYS} /64 for (6+2) bits mode f _{SYS} /128 for (7+1) bits mode	f _{SYS} /256	[PWM]/256

A/D Converter

The 8 channels and 10 bits resolution A/D (9 bits accuracy) converter are implemented in this microcontroller. The reference voltage is VDD. The A/D converter contains 4 special registers which are; ADRL (24H), ADRH (25H), ADCR (26H) and ACSR (27H). The ADRH and ADRL are A/D result register higher-order byte and lower-order byte and are read-only. After the A/D conversion is completed, the ADRH and ADRL should be read to get the conversion result data. The ADCR is an A/D converter control register, which defines the A/D channel number, analog channel select, start A/D conversion control bit and the end of A/D conversion flag. If the users want to start an A/D conversion. Define PB configuration, select the converted analog channel, and give START bit a rising edge and falling edge $(0 \rightarrow 1 \rightarrow 0)$. At the end of A/D conversion, the EOCB bit is cleared and an A/D converter interrupt occurs. The ACSR is A/D clock setting register, which is used to select the A/D clock source.

The A/D converter control register is used to control the A/D converter. The bit2~bit0 of the ADCR are used to select an analog input channel. There are a total of eight channels to select. The bit5~bit3 of the ADCR are used to set PB configurations. PB can be an analog input or as digital I/O line decided by these 3 bits. Once a PB line is selected as an analog input, the I/O functions and pull-high resistor of this I/O line are disabled and the A/D converter circuit is powered-on. The EOCB bit (bit6 of the ADCR) is end of A/D conversion flag. Check this bit to know when A/D conversion is completed. The START bit of the ADCR is used to begin the conversion of the A/D converter. Giving START bit a rising edge and falling edge means that the A/D conversion has started. In order to ensure that the A/D conversion is completed, the START should remain at "0" until the EOCB is cleared to "0" (end of A/D conversion).

The bit 7 of the ACSR is used for testing purposes only. It can not be used by the users.

The bit1 and bit0 of the ACSR are used to select A/D clock sources.

Label (ACSR)	Bits	Function
ADCS0 ADCS1	0 1	Selects the A/D converter clock source 00= system clock/2 01= system clock/8 10= system clock/32 11= undefined
	2~6	Unused bit, read as "0"
TEST	7	For test mode used only

ACSR Register

Label (ADCR)	Bits	Function
ACS0 ACS1 ACS2	0 1 2	Defines the analog channel select.
PCR0 PCR1 PCR2	3 4 5	Defines the port B configuration se- lect. If PCR0, PCR1 and PCR2 are all zero, the ADC circuit is power off to re- duce power consumption
ЕОСВ	6	Provides response at the end of the A/D conversion. (0= end of A/D conversion)
START	7	Starts the A/D conversion. $(0\rightarrow 1\rightarrow 0=$ start; $0\rightarrow 1=$ reset A/D converter)

ADCR Register

ACS2	ACS1	ACS0	Analog Channel
0	0	0	A0
0	0	1	A1
0	1	0	A2
0	1	1	A3
1	0	0	A4
1	0	1	A5
1	1	0	A6
1	1	1	A7

Analog Input Channel Selection

PCR2	PCR1	PCR0	7	6	5	4	3	2	1	0
0	0	0	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
0	0	1	PB7	PB6	PB5	PB4	PB3	PB2	PB1	A0
0	1	0	PB7	PB6	PB5	PB4	PB3	PB2	A1	A0
0	1	1	PB7	PB6	PB5	PB4	PB3	A2	A1	A0
1	0	0	PB7	PB6	PB5	PB4	A3	A2	A1	A0
1	0	1	PB7	PB6	PB5	A4	A3	A2	A1	A0
1	1	0	PB7	PB6	A5	A4	A3	A2	A1	A0
1	1	1	A7	A6	A5	A4	A3	A2	A1	A0

Port B Configuration



When the A/D conversion is completed, the A/D interrupt request flag is set. The EOCB bit is set to "1" when the START bit is set from "0" to "1".

Register	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRL	D1	D0	_	—	—		_	
ADRH	D9	D8	D7	D6	D5	D4	D3	D2


Note: D0~D9 is A/D conversion result data bit LSB~MSB.

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCR register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Example: using EOCB Polling Method to detect end of conversion

clr INTC0.7 mov a,00100000B	; disable A/D interrupt in interrupt control register
mov ADCR,a	; setup ADCR register to configure Port PB0~PB3 as A/D inputs and select ; AN0 to be connected to the A/D converter
mov a,00000001B mov ACSR,a	; setup the ACSR register to select $f_{\rm SYS}/8$ as the A/D clock
Start_conversion: clr ADCR.7	
set ADCR.7	; reset A/D
clr ADCR.7	; start A/D
Polling_EOC:	
sz ADCR.6	; poll the ADCR register EOCB bit to detect end of A/D conversion
jmp polling_EOC	; continue polling
mov a,ADRH	; read conversion result from the high byte ADRH register ; save result to user defined register
mov adrh_buffer,a mov a,ADRL	; read conversion result from the low byte ADRL register
mov adrl buffer,a	; save result to user defined register
jmp start_conversion	; start next A/D conversion
Example: using Interrupt method to	o detect end of conversion
set INTC0.0	; interrupt global enable
set INTC0.7	; enable A/D interrupt in interrupt control register
mov a,00100000B	
mov ADCR,a	; setup ADCR register to configure Port PB0~PB3 as A/D inputs and select ; AN0 to be connected to the A/D converter
mov a,00000001B	
mov ACSR,a	; setup the ACSR register to select $f_{\mbox{\scriptsize SYS}}/8$ as the A/D clock
start_conversion:	
clr ADCR.7 set ADCR.7	; reset A/D
clr ADCR.7	; start A/D
	,
. :	
; interrupt service routine EOC_service routine:	
mov a_buffer,a	; save ACC to user defined register
mov a,ADRH	; read conversion result from the high byte ADRH register
mov adrh_buffer,a	; save result to user defined register
mov a,ADRL	; read conversion result from the low byte ADRL register
mov adrl_buffer,a	; save result to user defined register
clr ADCR.7	
set ADCR.7	; reset A/D
clr ADCR.7	; start A/D
mov a,a_buffer	; restore ACC from temporary storage
reti	






Note: A/D clock must be fsys/2, fsys/8 or fsys/32

A/D Conversion Timing

LCD Display Memory

The device provides an area of embedded data memory for LCD display. This area is located from 40H to 60H of the RAM at Bank 1. Bank pointer (BP; located at 04H of the RAM) is the switch between the RAM and the LCD display memory. When the BP is set as "1", any data written into 40H~60H will effect the LCD display. When the BP is cleared to "0" or "1", any data written into 40H~60H means to access the general purpose data memory. The LCD display memory can be read and written to only by indirect addressing mode using MP1. When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display on or off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively. The figure illustrates the mapping between the display memory and LCD pattern for the device.




LCD Driver Output

The output number of the device LCD driver can be 33×2 or 33×3 or 32×4 by option (i.e., 1/2 duty, 1/3 duty or 1/4 duty). The bias type LCD driver can be "R" type or "C" type. If the "R" bias type is selected, no external capacitor is required. If the "C" bias type is selected, a capacitor mounted between C1 and C2 pins is needed. The LCD driver bias voltage can be 1/2 bias or 1/3 bias by option. If 1/2 bias is selected, a capacitor mounted between V2 pin and ground is required. If 1/3 bias is selected, two capacitors are needed for V1 and V2 pins. Refer to application diagram.

	Option					
Condition	Low Bias Current (Typ.)	High Bias Current (Typ.)				
1/3 Bias	(VLCD/4.5)×15µA	(VLCD/4.5)×45µA				
1/2 Bias	(VLCD/3)×15µA	(VLCD/3)×45µA				

During a Reset Pulse



Note: "*" Omit the COM2 signal, if the 1/2 duty LCD is used.

LCD Driver Output (1/3 Duty, 1/2 Bias, R/C Type)

LCD Segments as Logical Output

The SEG0~SEG23 also can be optioned as logical output, once an LCD segment is optioned as a logical output, the content of bit0 of the related segment address in LCD RAM will appear on the segment.

SEG0~SEG7 is together byte optioned as logical output, SEG8~SEG15 are bit individually optioned as logical outputs.


LCD Type	R T	уре		С Туре
LCD Bias Type	1/2 bias	1/3 bias	1/2 bias	1/3 bias
V _{MAX}	If V _{DE} V _{MAX} c else V _I V _{LCD}	,>V _{LCD} onnect _{MAX} con	, then to V _{DD,} inect to	If $V_{DD} > \frac{3}{2} V_{LCD}$, then V_{MAX} connect to V_{DD} , else V_{MAX} connect to V1

Low Voltage Reset/Detector Functions

There is a low voltage detector (LVD) and a low voltage reset circuit (LVR) implemented in the microcontroller. These two functions can be enabled/disabled by options. Once the LVD options is enabled, the user can use the RTCC.3 to enable/disable (1/0) the LVD circuit and read the LVD detector status (0/1) from RTCC.5; otherwise, the LVD function is disabled.

The LVR has the same effect or function with the external RES signal which performs chip reset. During HALT state, LVR is disabled both LVR and LVD are disabled.





Note: 1/4 duty, 1/3 bias, C type: "VA" 3/2 VLCD, "VB" VLCD, "VC" 1/2 VLCD 1/4 duty, 1/3 bias, R type: "VA" VLCD, "VB" 2/3 VLCD, "VC" 1/3 VLCD

LCD Driver Output

Register	Bit No.	Label	Read/Write	Reset	Function
	0~2	RT0~RT2	R/W	0	8 to 1 multiplexer control inputs to select the real clock prescaler output
	3	LVDC	R/W	0	LVD enable/disable (1/0)
RTCC (09H)	4	QOSC	R/W	0	32768Hz OSC quick start-up oscillating 0/1: quickly/slowly start
	5	LVDO	R	0	LVD detection output (1/0) 1: low voltage detected
	6~7			_	Unused bit, read as "0"

Options

The following shows the options in the device. All these options should be defined in order to ensure proper functioning system.


Options	
OSC type selection. This option is to decide if an RC or crystal or 32768Hz crystal oscillator is chosen as system clock.	
WDT, RTC and time base clock source selection. There are three types of selections: system clock/4 or RTC OSC or WDT OSC.	



Options
WDT enable/disable selection. WDT can be enabled or disabled by option.
WDT time-out period selection. There are four types of selection: WDT clock source divided by $2^{12}/f_S \sim 2^{13}/f_S$, $2^{13}/f_S \sim 2^{14}/f_S$, $2^{14}/f_S \sim 2^{15}/f_S$ or $2^{15}/f_S \sim 2^{16}/f_S$.
CLR WDT times selection. This option defines the method to clear the WDT by instruction. "One time" means that the "CLR WDT" can clear the WDT. "Two times" means only if both of the "CLR WDT1" and "CLR WDT2" have been executed, the WDT can be cleared.
Time Base time-out period selection. The Time Base time-out period ranges from $2^{12}/f_{S}$ to $2^{15}/f_{S}$ "f _S " means the clock source selected by options.
Buzzer output frequency selection. There are eight types of frequency signals for buzzer output: $f_S/2^2 \sim f_S/2^9$. " f_S " means the clock source selected by options.
Wake-up selection. This option defines the wake-up capability. External I/O pins (PA only) all have the capability to wake-up the chip from a HALT by a falling edge (bit option).
Pull-high selection. This option is to decide whether the pull-high resistance is visible or not in the input mode of the I/O ports. PA, PB and PD can be independently selected (bit option).
I/O pins share with other function selections. PA0/BZ, PA1/BZ: PA0 and PA1 can be set as I/O pins or buzzer outputs.
LCD common selection. There are three types of selections: 2 common (1/2 duty) or 3 common (1/3 duty) or 4 common (1/4 duty). If the 4 common is selected, the segment output pin "SEG40" will be set as a common output.
LCD bias power supply selection. There are two types of selections: 1/2 bias or 1/3 bias
LCD bias type selection. This option is to determine what kind of bias is selected, R type or C type.
LCD driver clock frequency selection. There are seven types of frequency signals for the LCD driver circuits: $f_S/2^2 \sim f_S/2^8$. " f_S " stands for the clock source selection by options.
LCD ON/OFF at HALT selection
LCD Segments as logical output selection, (byte, bit, bit, bit, bit, bit, bit, bit, bit
LVR selection. LVR has enable or disable options
LVD selection. LVD has enable or disable options
PFD selection. If PA3 is set as PFD output, there are two types of selections; One is PFD0 as the PFD output, the other is PFD1 as the PFD output. PFD0, PFD1 are the timer overflow signals of the Timer/Event Counter 0, Timer/Event Counter 1 re- spectively.
PWM selection: (7+1) or (6+2) mode PD0: level output or PWM0 output PD1: level output or PWM1 output PD2: level output or PWM2 output PD3: level output or PWM3 output
INTO or INT1 trigger edge selection: disable; high to low; low to high; low to high or high to low
LCD bias current selection: low/high driving current (for R type only).



Application Circuits



The following table shows the C1, C2 and R1 value according different crystal values.

Crystal or Resonator	C1, C2	R1
4MHz Crystal	0pF	10kΩ
4MHz Resonator (3 pin)	0pF	12kΩ
4MHz Resonator (2 pin)	10pF	12kΩ
3.58MHz Crystal	0pF	10kΩ
3.58MHz Resonator (2 pin)	25pF	10kΩ
2MHz Crystal & Resonator (2 pin)	25pF	10kΩ
1MHz Crystal	35pF	27 kΩ
480kHz Resonator	300pF	9.1kΩ
455kHz Resonator	300pF	10kΩ
429kHz Resonator	300pF	10kΩ

Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing $\overline{\text{RES}}$ to high.

"*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.

"VMAX" connect to VDD or VLCD or V1 refer to the table.

LCD Type	R T	уре		С Туре
LCD bias type	1/2 bias	1/3 bias	1/2 bias	1/3 bias
VMAX	If V _{DD} >V _{LCD} , the else VMAX control of the test of test	hen VMAX cor onnect to V _{LCD}		If $V_{DD} > 3/2V_{LCD}$, then VMAX connect to V_{DD} , else VMAX connect to V1



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic	1	1	
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry	$ \begin{array}{c c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^$	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
DAA [m]	Decimal adjust ACC for addition with result in data memory	1 ⁽¹⁾	C
Logic Operati	on	•	
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c} 1\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1^{(1)}\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1 \end{array} $	Z Z Z Z Z Z Z Z Z Z Z
Increment & D	Decrement		
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array}$	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		1	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 \checkmark : Flag is affected

-: Flag is not affected

- ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data	memory a	and carry to	the accu	mulator			
Description			specified				l the carry flag	are a
Operation	$ACC \leftarrow A$	CC+[m]+0	C					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
			\checkmark	\checkmark	\checkmark	\checkmark		
ADCM A,[m]	Add the a	ccumulate	or and carr	y to data r	nemory			
Description						nulator and ata memory	l the carry flag /.	are a
Operation	$[m] \leftarrow AC$	C+[m]+C						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_	_	\checkmark	\checkmark	\checkmark	\checkmark		
	۰ ما ما ما ما د		a tha	mulater				
ADD A,[m]			o the accu		الرابية من الم		اللب مسمعه	1
Description	The conte stored in t		•	data mem	ory and th	e accumul	ator are addec	a. The
Operation	ACC ← A							
		[]						
Affected flag(s)								
Affected flag(s)	ТО	PDF	OV	Z	AC	С		
Affected flag(s)		PDF	OV √	Z √	AC	C v		
Affected flag(s)		PDF	-		-	_		
			-	V	-	_		
Affected flag(s) ADD A,x Description	TO — Add imme	ediate data	a to the acc	√ cumulator	V	V	lded, leaving t	he res
ADD A,x Description	TO — Add imme The conte	ediate data ents of the tor.	a to the acc	√ cumulator	V	V	lded, leaving t	he res
ADD A,x Description Operation	TO — Add imme The conte accumula	ediate data ents of the tor.	a to the acc	√ cumulator	V	V	lded, leaving tl	he res
ADD A,x Description Operation	TO — Add imme The conte accumula	ediate data ents of the tor.	a to the acc	√ cumulator	V	V	lded, leaving ti	he res
ADD A,x	TO — Add imme The conte accumula ACC ← A	ediate data ents of the tor. CC+x	√ a to the acc accumulat	√ cumulator or and the	√ specified (√ data are ac	lded, leaving t	he res
ADD A,x Description Operation	TO — Add imme The conte accumula ACC ← A TO —	ediate data ents of the tor. CC+x PDF	√ a to the acc accumulat	√ cumulator or and the Z √	√ specified of AC √	√ data are ac	lded, leaving tl	he res
ADD A,x Description Operation Affected flag(s)	TO Add imme The conte accumula ACC \leftarrow A TO Add the a	ediate data ents of the tor. CC+x PDF 	√ a to the acc accumulat OV √ or to the dat specified	√ cumulator or and the Z √ ta memor	√ specified of AC √ y	√ data are ac C √	lded, leaving ti ator are addec	
ADD A,x Description Operation Affected flag(s) ADDM A,[m]	TO - Add imme The conte accumula ACC \leftarrow A TO - Add the a The conte	ediate data ents of the tor. CC+x PDF 	√ a to the acc accumulat OV √ or to the dat specified	√ cumulator or and the Z √ ta memor	√ specified of AC √ y	√ data are ac C √		
ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description	TO - Add imme The conte accumula ACC \leftarrow A TO - Add the a The conte stored in t	ediate data ents of the tor. CC+x PDF 	√ a to the acc accumulat OV √ or to the dat specified	√ cumulator or and the Z √ ta memor	√ specified of AC √ y	√ data are ac C √		
ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description Operation	TO - Add imme The conte accumula ACC \leftarrow A TO - Add the a The conte stored in t	ediate data ents of the tor. CC+x PDF 	√ a to the acc accumulat OV √ or to the dat specified	√ cumulator or and the Z √ ta memor	√ specified of AC √ y	√ data are ac C √		



AND A,[m]	Logical AND accumulator with data memory						
Description	Data in the accumulator and the specified data memory perform a bitwise logical_ANI eration. The result is stored in the accumulator.						
Operation	ACC ← ACC "AND" [m]						
Affected flag(s)							
	TO PDF OV Z AC C						
AND A,x	Logical AND immediate data to the accumulator						
Description	Data in the accumulator and the specified data perform a bitwise logical_AND oper The result is stored in the accumulator.						
Operation	$ACC \leftarrow ACC \ "AND" \ x$						
Affected flag(s)							
	TO PDF OV Z AC C						
ANDM A,[m]	Logical AND data memory with the accumulator						
Description	Data in the specified data memory and the accumulator perfo eration. The result is stored in the data memory.						
Operation	[m] ← ACC "AND" [m]						
Affected flag(s)							
	TO PDF OV Z AC C						
CALL addr	Subroutine call						
Description	The instruction unconditionally calls a subroutine located a program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. F with the instruction at this address.						
Operation	Stack \leftarrow PC+1 PC \leftarrow addr						
Affected flag(s)							
	TO PDF OV Z AC C						
CLR [m]	Clear data memory						
Description	The contents of the specified data memory are cleared to 0.						
Operation	[m] ← 00H						
Affected flag(s)	TO PDF OV Z AC C						



CLR [m].i	Clear bit o	of data me	mory					
Description	The bit i o	f the spec	ified data ı	memory is	cleared to	o 0.		
Operation	[m].i ← 0							
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
		_						
CLR WDT	Clear Wat	chdog Tin	ner					
Description	The WDT cleared.	is cleared	(clears the	e WDT). Ti	ne power c	lown bit (l		
Operation	WDT \leftarrow 00H PDF and TO \leftarrow 0							
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
	0	0	_					
CLR WDT1	Preclear V	Vatchdog	Timer					
Description Operation	of this inst plies this i WDT $\leftarrow 0$	ruction wit nstruction 0H*	NDT2, clea thout the of has been	her precle	ar instruct	ion just se		
	PDF and	1O ← 0*						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	TO 0*	PDF 0*	0V	Z	AC	C		
CLR WDT2		0*		Z 	AC	C		
CLR WDT2 Description	0* Preclear V Together v of this inst	0* Vatchdog vith CLR V truction w	Timer WDT1, clea	ars the WI	 DT. PDF an lear instru	nd TO are		
	0* Preclear V Together v of this inst	0* Vatchdog vith CLR V truction w nstruction 0H*	Timer NDT1, clea	ars the WI	 DT. PDF an lear instru	nd TO are		
Description	0* Preclear V Together v of this inst plies this i WDT ← 0	0^* Vatchdog vith CLR V truction w nstruction 0H* TO $\leftarrow 0^*$	Timer NDT1, clea	ars the WI	 DT. PDF an lear instru	nd TO are		
Description Operation	0* Preclear V Together v of this inst plies this i WDT ← 0	0* Vatchdog vith CLR V truction w nstruction 0H*	Timer NDT1, clea	ars the WI	 DT. PDF an lear instru	nd TO are		
Description Operation	0* Preclear V Together v of this inst plies this i WDT ← 0 PDF and	0^* Vatchdog vith CLR V truction w nstruction 0H* TO $\leftarrow 0^*$	Timer WDT1, clea ithout the o has been	ars the WI other prec executed	DT. PDF all lear instru and the T	nd TO are ction, set O and PE		
Description Operation	0^* Preclear V Together v of this inst plies this i WDT $\leftarrow 0$ PDF and T	0^* Vatchdog vith CLR V truction w nstruction 0H* TO $\leftarrow 0^*$ <u>PDF</u> 0*	Timer WDT1, clea ithout the o has been OV	ars the WI other prec executed	DT. PDF all lear instru and the T	nd TO are ction, set O and PE		
Description Operation Affected flag(s)	0^* Preclear V Together v of this insi plies this i WDT ← 0 PDF and $^{-1}$ TO 0^*	0^* Vatchdog vith CLR V truction w nstruction 0H* TO \leftarrow 0* PDF 0* ent data n of the spece	Timer WDT1, clea ithout the o has been OV OV	ars the WI other prec executed Z memory i	DT. PDF and lear instrue and the T	nd TO are ction, set O and PE C C complem		
Description Operation Affected flag(s)	0* Preclear V Together v of this inst plies this i WDT ← 0 PDF and T TO 0* Complement Each bit of	0^* Vatchdog vith CLR V truction w nstruction 0H* TO \leftarrow 0* PDF 0* ent data n of the spece	Timer WDT1, clea ithout the o has been OV OV	ars the WI other prec executed Z memory i	DT. PDF and lear instrue and the T	nd TO are ction, set O and PE C C complem		
Description Operation Affected flag(s) CPL [m] Description	0^* Preclear V Together v of this insi plies this i WDT ← 0 PDF and $^-$ TO 0^* Complement Each bit of which previous	0^* Vatchdog vith CLR V truction w nstruction 0H* TO \leftarrow 0* PDF 0* ent data n of the spece	Timer WDT1, clea ithout the o has been OV OV	ars the WI other prec executed Z memory i	DT. PDF and lear instrue and the T	nd TO are ction, set O and PE C C complem		
Description Operation Affected flag(s) CPL [m] Description Operation	0^* Preclear V Together v of this insi plies this i WDT ← 0 PDF and $^-$ TO 0^* Complement Each bit of which previous	0^* Vatchdog vith CLR V truction w nstruction 0H* TO \leftarrow 0* PDF 0* ent data n of the spece	Timer WDT1, clea ithout the o has been OV OV	ars the WI other prec executed Z memory i	DT. PDF and lear instrue and the T	nd TO are ction, set O and PE C C complem		



CPLA [m]	Complement data m	emory and	place res	sult in the	accumulat	or
Description	which previously con	tained a 1 a	are chang	ed to 0 an	d vice-vers	ented (1's complement). Bits sa. The complemented result mory remain unchanged.
Operation	$ACC \leftarrow [\mathbf{\overline{m}}]$					
Affected flag(s)						1
	TO PDF	OV	Z	AC	С	
		—				
DAA [m]	Decimal-Adjust accu	mulator for	r addition			
Description	lator is divided into to carry (AC1) will be do justment is done by a	wo nibbles one if the lo adding 6 to otherwise	. Each nib w nibble c the origin the origin	ble is adju of the accu al value if al value re	usted to th mulator is the origina emains unc	Decimal) code. The accumu- te BCD code and an internal greater than 9. The BCD ad- al value is greater than 9 or a changed. The result is stored ed.
Operation	If ACC.3~ACC.0 >9 (then [m].3~[m].0 \leftarrow (else [m].3~[m].0 \leftarrow (and If ACC.7~ACC.4+AC then [m].7~[m].4 \leftarrow A else [m].7~[m].4 \leftarrow A	ACC.3~AC ACC.3~AC 1 >9 or C= ACC.7~AC	C.0), AC =1 C.4+6+A(1=0 C1,C=1		
Affected flag(s)						1
	TO PDF	OV	Z	AC	С	
		_				
DEC [m]	Decrement data mer	nory				
Description	Data in the specified	data mem	ory is dec	remented	by 1.	
Operation	[m] ← [m]–1					
Affected flag(s)						1
	TO PDF	OV	Z	AC	С	
		_		—	—	
DECA [m]	Decrement data mer	nory and p	lace resu	It in the ac	cumulator	r
Description	Data in the specified tor. The contents of t		•		•	ng the result in the accumula-
Operation	$ACC \gets [m]1$					
Affected flag(s)	[1
	TO PDF	OV	Z	AC	С	
		_	\checkmark	—	—	



HALT	Enter pow					
Description	the RAM a	and registe	os program ers are reta the WDT t	ined. The	WDT and	prescaler
Operation	$PC \leftarrow PC$ $PDF \leftarrow 1$ $TO \leftarrow 0$	+1				
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
	0	1	_			
INC [m]	Increment	t data mer	nory			
Description	Data in th	e specifie	d data mer	mory is inc	remented	by 1
Operation	[m] ← [m]	+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		—		\checkmark	—	
Operation Affected flag(s)	ACC ← [n		OV	Z √	AC	C
JMP addr	Directly ju	mp				
Description			er are repla this destir		ne directly	-specified
Operation	PC ←add	r				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
MOV A,[m]	Move data	a memory	to the acc	umulator		
Description	The conte	ents of the	specified	data memo	ory are co	pied to the
Operation	$ACC \gets [n]$	n]				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			_			



MOV A,x	Move imn	nediate da	ta to the a	ccumulato	r	
Description	The 8-bit	data spec	ified by the	e code is lo	aded into	the accur
Operation	$ACC \leftarrow x$					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	_				—
MOV [m],A	Move the	accumula	tor to data	memorv		
Description			accumulat	-	ied to the	specified
	memories					
Operation	[m] ←AC0	2				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
				—	—	_
NOP	No operat	ion				
Description			ormed. Ex	ecution co	ntinues w	ith the ne
Operation	PC ← PC					
Affected flag(s)	FU←FU	τ I				
Allected liag(s)	то	PDF	OV	Z	AC	С
	_		_			_
			1			
OR A,[m]	Logical O	R accumu	lator with o	data memo	ory	
Description			lator and t al_OR ope			
Operation	$ACC \leftarrow A$	CC "OR"	[m]			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
				\checkmark		—
OR A,x	Logical O	R immedia	ate data to	the accun	nulator	
Description	•		lator and t			erform a t
			in the accu		r	
Operation	$ACC \leftarrow A$	CC "OR"	х			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			_	\checkmark		
ORM A,[m]	Logical O	R data me	emory with	the accun	nulator	
Description	-		emory (on			ories) and
			operation.			,
Operation	[m] ←AC0	C "OR" [m]			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	_	\checkmark		—



RET	Return fro	om subrou	tine					
Description	The progr	am counte	er is restor	ed from th	e stack. T	his is a 2-		
Operation	$PC \leftarrow Sta$	ack						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
				_	_			
RET A,x	Return ar	nd place in	nmediate d	lata in the	accumula	tor		
Description	The program counter is restored from the stack and the accumulator loaded with the sp fied 8-bit immediate data.							
Operation	$PC \leftarrow Sta$	ack						
	$ACC \leftarrow x$							
Affected flag(s)	TO		014	-				
	ТО	PDF	OV	Z	AC	C		
RETI	Return fro	om interrup	ot					
Description			er is restor enable ma					
Operation	$PC \leftarrow Sta$ $EMI \leftarrow 1$	ack						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
		—		_	_	_		
RL [m]	Rotate da	ita memor	y left					
Description	The conte	ents of the	specified d	ata memo	ry are rota	ted 1 bit le		
Operation	[m].(i+1) ↓ [m].0 ← [i		ı].i:bit i of tl	he data m	emory (i=(0~6)		
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
RLA [m]	Rotate da	ita memor	y left and p	blace resul	t in the ac	cumulato		
RLA [m] Description	Data in th	e specified	y left and p data mem accumula	nory is rota	ted 1 bit le	eft with bit		
	Data in th rotated re	e specified sult in the) \leftarrow [m].i; [l data merr	nory is rota tor. The co	ted 1 bit le ontents of	eft with bit the data r		
Description	Data in th rotated re ACC.(i+1	e specified sult in the) \leftarrow [m].i; [l data men accumula	nory is rota tor. The co	ted 1 bit le ontents of	eft with bit the data r		
Description Operation	Data in th rotated re ACC.(i+1	e specified sult in the) \leftarrow [m].i; [l data men accumula	nory is rota tor. The co	ted 1 bit le ontents of	eft with bit the data r		



RLC [m]	Rotate data memory left through carry
Description	The contents of the specified data memory and the carry flag places the carry bit; the original carry flag is rotated into the
Operation	[m].(i+1) ← [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 ← C C ← [m].7
Affected flag(s)	
	TO PDF OV Z AC C
RLCA [m]	Rotate left through carry and place result in the accumulator
Description	Data in the specified data memory and the carry flag are rotat carry bit and the original carry flag is rotated into bit 0 position in the accumulator but the contents of the data memory rem
Operation	ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7
Affected flag(s)	
	TO PDF OV Z AC C
RR [m]	Rotate data memory right
Description	The contents of the specified data memory are rotated 1 bit rig
Operation	[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow [m].0
Affected flag(s)	
	TO PDF OV Z AC C
RRA [m]	Rotate right and place result in the accumulator
Description	Data in the specified data memory is rotated 1 bit right with the rotated result in the accumulator. The contents of the data
Operation	ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0
Affected flag(s)	
	TO PDF OV Z AC C
RRC [m]	Rotate data memory right through carry
RRC [m] Description	Rotate data memory right through carry The contents of the specified data memory and the carry fl right. Bit 0 replaces the carry bit; the original carry flag is rot
	The contents of the specified data memory and the carry fl
Description	The contents of the specified data memory and the carry fl right. Bit 0 replaces the carry bit; the original carry flag is rot $[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ $[m].7 \leftarrow C$ $C \leftarrow [m].0$
Description Operation	The contents of the specified data memory and the carry fl right. Bit 0 replaces the carry bit; the original carry flag is rot $[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ $[m].7 \leftarrow C$



	Rotate right through carry and place result in the accumulator							
Description	Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged.							
Operation	ACC.i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow C C \leftarrow [m].0							
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
				—		\checkmark		
SBC A,[m]	Subtract d	ata memo	ory and ca	rry from th	ie accumu	lator		
Description	The conter tracted fro		•		•		ent of the carry flag a ulator.	re su
Operation	$ACC \leftarrow AC$	CC+[m]+C	>					
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
	_		V		\checkmark	\checkmark		
SBCM A,[m]	Subtract d	ata memo	orv and ca	rrv from th	ie accumu	lator		
Description			-				ent of the carry flag a	re su
	tracted fro		•		•			
Operation	$[m] \leftarrow ACC$	C+[m]+C						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_	√	\checkmark	\checkmark	\checkmark		
				,	v	N		
SDZ [m]	Skip if dec	rement da	ata memor		V	N		
	Skip if dec			ry is 0			ov 1. If the result is 0. t	ne ne
	The conter instruction	nts of the s is skippe	specified d d. If the re	y is 0 ata memo sult is 0, th	ry are decine following	remented I	by 1. If the result is 0, the negative of the	curre
	The conter instruction instruction	nts of the s is skippe executior	specified d d. If the rea n, is discar	ry is 0 ata memo sult is 0, th ded and a	ory are deci ne following dummy cy	remented b g instructio cle is repla	n, fetched during the ced to get the proper i	curre
Description	The conten instruction instruction tion (2 cyc	nts of the s is skippe executior les). Othe	specified d d. If the res n, is discar erwise proc	y is 0 ata memo sult is 0, th ded and a ceed with	ory are deci ne following dummy cy	remented b g instructio cle is repla	n, fetched during the ced to get the proper i	curre
Description Operation	The conter instruction instruction	nts of the s is skippe executior les). Othe	specified d d. If the res n, is discar erwise proc	y is 0 ata memo sult is 0, th ded and a ceed with	ory are deci ne following dummy cy	remented b g instructio cle is repla	n, fetched during the ced to get the proper i	curre
Description	The content instruction instruction tion (2 cyc Skip if ([m]	nts of the s is skippe executior les). Othe –1)=0, [m	specified d d. If the rea n, is discar erwise proc $0 \leftarrow ([m] -$	y is 0 ata memo sult is 0, th ded and a ceed with 1)	bry are decine following dummy cy the next in	remented b g instructic cle is repla struction (n, fetched during the ced to get the proper i	curre
Description Operation	The conten instruction instruction tion (2 cyc	nts of the s is skippe executior les). Othe	specified d d. If the res n, is discar erwise proc	y is 0 ata memo sult is 0, th ded and a ceed with	ory are deci ne following dummy cy	remented b g instructio cle is repla	n, fetched during the ced to get the proper i	curre
Description Operation	The content instruction instruction tion (2 cyc Skip if ([m]	nts of the s is skippe executior les). Othe –1)=0, [m	specified d d. If the rea n, is discar erwise proc $0 \leftarrow ([m] -$	y is 0 ata memo sult is 0, th ded and a ceed with 1)	bry are decine following dummy cy the next in	remented b g instructic cle is repla struction (n, fetched during the ced to get the proper i	curre
Description Operation Affected flag(s)	The content instruction instruction tion (2 cyc Skip if ([m]	nts of the s is skippe executior les). Othe -1)=0, [m -1)=0, [m	specified d d. If the re: n, is discar erwise proc n] ← ([m]– OV	y is 0 ata memo sult is 0, th ded and a ceed with 1) Z	AC	remented b g instructic cle is repla struction (C	n, fetched during the ced to get the proper i	curre
Description Operation Affected flag(s)	The conter instruction tion (2 cyc Skip if ([m] TO Decremen	nts of the s is skippe executior les). Othe –1)=0, [m PDF 	specified d d. If the res n, is discar erwise proc n] ← ([m]– OV 	y is 0 ata memo sult is 0, th ded and a ceed with 1) Z place resu	ry are deci ne following dummy cy the next in AC 	remented t g instructio cle is repla struction (C 	n, fetched during the ced to get the proper i	curre nstru
Description Operation Affected flag(s) SDZA [m]	The conter instruction tion (2 cyc Skip if ([m] TO Decremen The conter instruction	hts of the s is skippe execution les). Othe -1)=0, [m PDF 	specified d d. If the rea h, is discar erwise proc 1] ← ([m]– OV OV Mory and specified d d. The resu	y is 0 ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ult is stored	AC	remented b g instructio cle is repla struction (C 	n, fetched during the ced to get the proper i 1 cycle). by 1. If the result is 0, the put the data memory re	curre nstru ne ne
Description Operation Affected flag(s)	The conter instruction tion (2 cyc Skip if ([m] TO Decremen The conter instruction unchanged	hts of the s is skippe execution les). Othe -1)=0, [m PDF 	specified d d. If the re- n, is discar- erwise proc $[m] \leftarrow ([m] -$ OV mory and specified d d. The resu sult is 0, th	y is 0 ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ult is stored e following	AC	remented b g instructio cle is repla struction (C C skip if 0 remented b cumulator b n, fetched	n, fetched during the ced to get the proper i 1 cycle). by 1. If the result is 0, the but the data memory re during the current inst	curre nstru ne ne emair ructio
Description Operation Affected flag(s) SDZA [m]	The conter instruction tion (2 cyc Skip if ([m] TO Decremen The conter instruction unchanged	hts of the s is skippe execution les). Othe –1)=0, [m PDF 	specified d d. If the re- n, is discar- erwise proc $n] \leftarrow ([m]$ OV mory and specified d d. The resu sult is 0, th ded and a	y is 0 ata memo sult is 0, th ded and a ceed with 1) Z place resu place resu ata memo ult is store e following dummy cy	AC	remented b g instruction cle is repla struction (C C skip if 0 remented b cumulator b n, fetched aced to get	n, fetched during the ced to get the proper i 1 cycle). by 1. If the result is 0, the put the data memory re	curre nstru ne ne emair ructio
Description Operation Affected flag(s) SDZA [m] Description	The conter instruction tion (2 cyc Skip if ([m] TO Decremen The conter instruction unchanged execution,	hts of the s is skippe execution les). Othe -1)=0, [m PDF 	specified d d. If the re- n, is discar- rrwise proof $[] \leftarrow ([m] -$ OV mory and specified d d. The resu sult is 0, the ded and a - boceed with	y is 0 ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ult is store e following dummy cy the next i	AC	remented b g instruction cle is repla struction (C C skip if 0 remented b cumulator b n, fetched aced to get	n, fetched during the ced to get the proper i 1 cycle). by 1. If the result is 0, the but the data memory re during the current inst	curre nstru ne ne emair ructic
Description Operation Affected flag(s) SDZA [m] Description Operation	The content instruction tion (2 cyc Skip if ([m] TO Decrement The content instruction unchanged execution, cles). Other	hts of the s is skippe execution les). Othe -1)=0, [m PDF 	specified d d. If the re- n, is discar- rrwise proof $[] \leftarrow ([m] -$ OV mory and specified d d. The resu sult is 0, the ded and a - boceed with	y is 0 ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ult is store e following dummy cy the next i	AC	remented b g instruction cle is repla struction (C C skip if 0 remented b cumulator b n, fetched aced to get	n, fetched during the ced to get the proper i 1 cycle). by 1. If the result is 0, the but the data memory re during the current inst	curre nstru ne ne emair ructio
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description Operation Affected flag(s)	The content instruction tion (2 cyc Skip if ([m] TO Decrement The content instruction unchanged execution, cles). Other	hts of the s is skippe execution les). Othe -1)=0, [m PDF 	specified d d. If the re- n, is discar- rrwise proo $1] \leftarrow ([m] -$ OV mory and specified d d. The resu sult is 0, the ded and a - baceed with	y is 0 ata memo sult is 0, th ded and a ceed with 1) Z place resu ata memo ult is store e following dummy cy the next i	AC	remented b g instruction cle is repla struction (C C skip if 0 remented b cumulator b n, fetched aced to get	n, fetched during the ced to get the proper i 1 cycle). by 1. If the result is 0, the but the data memory re during the current inst	curre nstru ne ne emair ructic



SET [m]	Set data memory							
Description	Each bit of the specified data memory is set to 1.							
Operation	[m] ← FFH							
Affected flag(s)								
	TO PDF OV Z AC C							
SET [m]. i	Set bit of data memory							
Description	Bit i of the specified data memory is set to 1.							
Operation	[m].i ← 1							
Affected flag(s)								
	TO PDF OV Z AC C							
SIZ [m]	Skip if increment data memory is 0							
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the fol	_						
Description	lowing instruction, fetched during the current instruction execution, is discarded and a							
	dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with	۱						
0	the next instruction (1 cycle).							
Operation	Skip if ([m]+1)=0, [m] ← ([m]+1)							
Affected flag(s)								
	TO PDF OV Z AC C							
SIZA [m]	Increment data memory and place result in ACC, skip if 0							
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the nex							
	instruction is skipped and the result is stored in the accumulator. The data memory re							
	mains unchanged. If the result is 0, the following instruction, fetched during the current in struction execution, is discarded and a dummy cycle is replaced to get the prope							
	instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).							
Operation	Skip if ([m]+1)=0, ACC ← ([m]+1)							
Affected flag(s)								
	TO PDF OV Z AC C							
SNZ [m].i	Skip if bit i of the data memory is not 0							
Description	If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data	a						
	memory is not 0, the following instruction, fetched during the current instruction execution							
	is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other wise proceed with the next instruction (1 cycle).	-						
Operation	skip if [m].i≠0							
Affected flag(s)	անիս քախ⊷ո							
	TO PDF OV Z AC C							



	0.14		6 11			
SUB A,[m] Description			ory from th		lator from the c	ontente o
Description		he accumi		SUDITACIEU		ontents o
Operation	$ACC \leftarrow A$.CC+[m]+1				
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
			V	V	\checkmark	
SUBM A,[m]	Subtract	data memo	ory from th	e accumu	lator	
Description		ified data n he data m		subtracted	from the c	ontents o
Operation	[m] ← AC	C+[m]+1				
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
		—	V	\checkmark	\checkmark	
SUB A,x	Subtract i	mmediate	data from	the accun	nulator	
Description	The imme	ediate data	specified l	by the cod	e is subtrad	cted from
	tor, leavin	g the resu	It in the ac	cumulator	:	
Operation	$ACC \leftarrow A$	CC+x+1				
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
		_	\checkmark	V	\checkmark	
SWAP [m]	Swap nib	bles within	the data r	nemory		
Description		order and h nterchang	0	nibbles of	the specifi	ied data r
Operation	[m].3~[m]	.0 ↔ [m].7	′~[m].4			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	_			—	
SWAPA [m]	Swap dat	a memory	and place	result in t	he accumi	ulator
Description			-		the specifie	
	ing the re	sult to the	accumulat	tor. The co	ontents of t	he data n
Operation		-	n].7~[m].4 n].3~[m].0			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		—				



SZ [m]	Skip if dat		vic 0			
Description	If the cont the currer	ents of the nt instruction	especified	on, is disc	arded and	l a dumm
Operation	Skip if [m]	=0				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		—	—			
SZA [m]	Move data	a memory	to ACC, s	kip if 0		
Description	0, the follo	owing inst nmy cycle	specified d ruction, fel is replaced ction (1 cyc	ched durin d to get the	ng the cur	rent instru
Operation	Skip if [m]	=0				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
Description	instructior tion (2 cyc	n executio	n, is discar	ded and a	dummy cy	cle is rep
Operation Affected flag(s)	instructior	n execution cles). Othe	n, is discar	ded and a	dummy cy	cle is rep
Operation	instructior tion (2 cyc Skip if [m]	n execution cles). Othe .i=0	n, is discar erwise proc	ded and a ceed with t	dummy cy he next in	struction
Operation Affected flag(s)	instructior tion (2 cyc Skip if [m] TO —	execution cles). Othe .i=0 PDF	n, is discar erwise proo	ded and a ceed with t	dummy cy he next in AC	Cle is repl struction C
Operation	instructior tion (2 cyc Skip if [m] TO — Move the	execution cles). Other .i=0 PDF 	n, is discar erwise prod OV e (current M code (cu	ded and a ceed with t Z page) to T rrent page	dummy cy he next in AC BLH and (Cle is repl struction C C data men ed by the
Operation Affected flag(s) TABRDC [m] Description Operation	instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spe [m] \leftarrow RO	PDF PDF ROM cod yte of ROM cified data	OV O	Z page) to T rrent page	dummy cy he next in AC BLH and (Cle is repl struction C C data men ed by the
Operation Affected flag(s) TABRDC [m] Description	instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spe [m] \leftarrow RO TBLH \leftarrow F	execution cles). Other .i=0 PDF ROM code yte of ROM cified data M code (H ROM code	OV OV e (current M code (cu a memory ow byte) e (high byte	Z page) to T rrrent page and the hig	dummy cy he next in AC BLH and () addresse gh byte tra	C C C C C C C data men ed by the ansferred
Operation Affected flag(s) TABRDC [m] Description Operation	instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spe [m] \leftarrow RO	PDF PDF ROM cod yte of ROM cified data	ow byte)	Z page) to T rrent page	dummy cy he next in AC BLH and (Cle is repl struction C C data men ed by the
Operation Affected flag(s) TABRDC [m] Description Operation	instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spe [m] \leftarrow RO TBLH \leftarrow F	execution cles). Other .i=0 PDF ROM code yte of ROM cified data M code (H ROM code	OV OV e (current M code (cu a memory ow byte) e (high byte	Z page) to T rrrent page and the hig	dummy cy he next in AC BLH and () addresse gh byte tra	C C C C C C C data men ed by the ansferred
Operation Affected flag(s) TABRDC [m] Description Operation	instruction tion (2 cyc Skip if [m] TO — Move the The low by to the species [m] \leftarrow RO TBLH \leftarrow H	execution cles). Other .i=0 PDF 	OV OV e (current M code (cu a memory ow byte) e (high byte	Z Z Z Dage) to T rrent page and the high D Z Z 	AC AC BLH and C) addresse gh byte tra AC	C C C C C C C data men ed by the ansferred
Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s)	instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spe [m] \leftarrow RO TBLH \leftarrow R TO — Logical XC Data in th	e execution cles). Other .i=0 PDF ROM code yte of ROM cified data M code (li ROM code PDF PDF CR accum e accumu	n, is discar erwise prod OV e (current M code (cu a memory ow byte) e (high byte OV	ded and a ceed with t Z	AC A	Cle is repl struction C C data men ad by the ansferred C C emory pe
Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) XOR A,[m]	instruction tion (2 cyc Skip if [m] TO — Move the The low by to the spe [m] \leftarrow RO TBLH \leftarrow R TO — Logical XC Data in th	execution cles). Other .i=0 PDF ROM code yte of ROM cified data M code (In ROM code PDF DR accum pperation for	n, is discaner orwise prod OV e (current M code (cu a memory ow byte) e (high byte) e (high byte) ov OV OV ullator with lator and t and the res	ded and a ceed with t Z	AC A	Cle is repl struction C C data men ad by the ansferred C C emory pe
Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) XOR A,[m] Description	instruction tion (2 cyc Skip if [m] TO — Move the The low by to the species $[m] \leftarrow RO$ TBLH \leftarrow f TO — Logical XC Data in th sive_OR of	execution cles). Other .i=0 PDF ROM code yte of ROM cified data M code (In ROM code PDF DR accum pperation for	n, is discaner orwise prod OV e (current M code (cu a memory ow byte) e (high byte) e (high byte) ov OV OV ullator with lator and t and the res	ded and a ceed with t Z	AC A	Cle is repl struction C C data men ad by the ansferred C C emory pe
Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) XOR A,[m] Description Operation	instruction tion (2 cyc Skip if [m] TO — Move the The low by to the species $[m] \leftarrow RO$ TBLH \leftarrow f TO — Logical XC Data in th sive_OR of	execution cles). Other .i=0 PDF ROM code yte of ROM cified data M code (In ROM code PDF DR accum pperation for	n, is discaner orwise prod OV e (current M code (cu a memory ow byte) e (high byte) e (high byte) ov OV OV ullator with lator and t and the res	ded and a ceed with t Z	AC A	Cle is repl struction C C data men ad by the ansferred C C emory pe




XORM A,[m]	Logical X	OR data m	nemory wit	h the accu	imulator	
Description	Data in th sive_OR o			mory and is stored		•
Operation	$[m] \leftarrow AC$	C "XOR"	[m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	_		\checkmark	_	_
XOR A,x	Logical X	OR immed	liate data f	to the accu	imulator	
Description	Data in the eration. T			•	•	
Operation	$ACC \leftarrow A$	CC "XOR	″ x			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	_		\checkmark		_



Package Information


56-pin SSOP (300mil) Outline Dimensions



Symbol	Dimensions in mil					
Symbol	Min.	Nom.	Max.			
A	395	—	420			
В	291	—	299			
С	8	_	12			
C'	720	—	730			
D	89	_	99			
E	_	25	_			
F	4	_	10			
G	25		35			
Н	4	_	12			
α	0°		8°			



100-pin QFP (14×20) Outline Dimensions



Cumula al	Dimensions in mm							
Symbol	Min.	Nom.	Max.					
A	18.50	_	19.20					
В	13.90	_	14.10					
С	24.50		25.20					
D	19.90		20.10					
E	_	0.65	_					
F	_	0.30	_					
G	2.50	_	3.10					
н	_		3.40					
I	_	0.10	—					
J	1	_	1.40					
К	0.10		0.20					
α	0°		7 °					



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor (Shanghai) Inc. 7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor (Hong Kong) Ltd.

Block A, 3/F, Tin On Industrial Building, 777-779 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657

Holmate Semiconductor, Inc. 46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2003 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.