

6427525 N E C ELECTRONICS INC

05E 22951 D

BIPOLAR ANALOG INTEGRATED CIRCUIT **μ PC1313HA****LOW NOISE DUAL PREAMPLIFIER**

T-77-21


SILICON BIPOLAR MONOLITHIC INTEGRATED CIRCUIT**DESCRIPTION**

The μ PC1313HA is a silicon monolithic integrated circuit and a low noise dual preamplifier with ALC (Automatic Level Control) circuit designed for record and play-back amplifier of stereo portable cassette tape-recorder. Its major features are low noise, low distortion, high gain, large dynamic range and wide supply range.

Outline is a 9-lead single in-line plastic package, for small mounting space on P.C. Board.

FEATURES

- Very low seated height : 5.72 mm MAX.
- High open loop gain : $A_{VO} = 90$ dB TYP. ($f = 1$ kHz)
- Low noise : $V_{nin} = 1.3$ μ V TYP. ($R_G = 2.2$ k Ω NAB)
- Low distortion : THD = 0.05 % TYP. ($V_O = 0.3$ V)
- Large dynamic range : $V_{OM} = 1.8$ V TYP. (THD = 1 %)

BLOCK DIAGRAM**CONNECTION DIAGRAM**

PIN No.	ELECTRICAL CONNECTION
1	Negative feed back 1
2	Input 1
3	Output 1
4	ALC Input
5	Ground
6	Power Supply
7	Output 2
8	Input 2
9	Negative feed back 2

5

μ PC1313HA

6427525 N E C ELECTRONICS INC

05E 22952 D

T-77-21

ABSOLUTE MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)

Supply Voltage	V_{CC}	15	V
Package Dissipation	P_D	300*	mW
Operating Temperature	T_{opt}	-20 to +75	$^\circ\text{C}$
Storage Temperature	T_{stg}	-40 to +125	$^\circ\text{C}$

* $T_a = 75^\circ\text{C}$ RECOMMENDED OPERATING CONDITIONS ($T_a = 25^\circ\text{C}$)

Supply Voltage Range	V_{CC}	4 to 15	V	(PLAY)
	V_{CC}	7.5 to 15	V	(REC. at Application Circuit 1)
	V_{CC}	6.5 to 15	V	(REC. at Application Circuit 2)
	V_{CC}	5.0 to 15	V	(REC. at Application Circuit 3)
Voltage Gain	A_V	46 MIN.	dB	(NAB)
	A_V	40 MIN.	dB	(FLAT)


ELECTRICAL CHARACTERISTICS ($T_a = 25^\circ\text{C}$, $V_{CC} = 9\text{ V}$, $f = 1\text{ kHz}$, $R_L = 10\text{ k}\Omega$ NAB)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CIRCUIT	TEST CONDITIONS
Quiescent Current	I_{CC}	2.5	4	6	mA	(1)	$V_{in} = 0$
Open Loop Voltage Gain	A_{VO}	80	90		dB	(1)	$V_O = 0.3\text{ V}$
Voltage Gain	A_V		46		dB	(2)	$V_O = 0.3\text{ V}$
Maximum Output Voltage	V_{OM}	1.2	1.8		V	(2)	THD = 1 %
Total Harmonic Distortion	THD		0.05	0.3	%	(2)	$V_O = 0.3\text{ V}$ with 400 pF and 30 kHz 4 pF
Input Impedance	R_i	25	45		$\text{k}\Omega$	(2)	
Equivalent Input Noise Voltage	V_{nin}		1.3	4	μV	(3)	$R_G = 2.2\text{ k}\Omega$
Cross Talk	CT	-50	-65		dB	(4)	$V_O = 1\text{ V}$, (The other channel $V_{in} = 0$, $R_G = 2.2\text{ k}\Omega$)
ALC Balance	ΔV_{ALC}		0	2.5	dB	(6)	$V_{in} = -50\text{ dBV}$
ALC THD	THDALC		0.2	1	%	(5)	$V_{in} = -50\text{ dBV}$
ALC	ALC	40	46		dB	(5)	from $V_{in} = -70\text{ dBV}$ to become THD = 10 %


TEST CIRCUITS

T-77-21


(1) I_{CC} , A_{V0} test circuit



(2) A_V , V_{OM} , THD, Z_{in} test circuit (for CH1)




(3) V_{nin} test circuit (for CH1)



A_V $f=1$ kHz

(4) Cross talk, Channel balance test circuit



NOTE 1: External components of the IC are the same as the test circuit (2).

2: Cross talk procedure

Switch position SW.1 \rightarrow 2, SW.2 \rightarrow 1, $20 \log V_{O2}/V_{O1}$


Switch position SW.1 \rightarrow 1, SW.2 \rightarrow 2, $20 \log V_{O1}/V_{O2}$

3: Channel balance


Switch position SW.1 \rightarrow 2, SW.2 \rightarrow 2, $20 \log V_{O1}/V_{O2}$

5

(5) THD_{ALC} , ALC test circuit (for CH1)



(6) ALC balance test circuit



NOTE 1: External components of the IC are the same as test circuit (5).


2: ALC balance: $20 \log V_{O1}/V_{O2}$

μ PC1313HA
6427525 N E C ELECTRONICS INC

05E 22954 D

T-77-21

APPLICATION CIRCUIT 1 ($V_{CC} = 7.5$ to 15 V)




SW1 to 5, PLAY BACK POSITION

6427525 N E C ELECTRONICS INC

μ PC1313HA
05E 22955 D

APPLICATION CIRCUIT 2 ($V_{CC} = 6.5$ to 15 V)

T-77-21



SW1 to 5, PLAY BACK POSITION


5

μ PC1313HA
6427525 N E C ELECTRONICS INC

05E 22956 D

APPLICATION CIRCUIT 3 (5.0 V to 15 V)

T-77-21




SW1 to 5, PLAY BACK POSITION

6427525 N E C ELECTRONICS INC


μ PC1313HA
05E 22957 D

TYPICAL PCB

T-77-21



(COPPER SIDE)









μPC1313HA

6427525 N E C ELECTRONICS INC

05E 22958 D

T-77-21


TYPICAL CHARACTERISTICS ($T_a = 25^\circ\text{C}$)




6427525 N E C ELECTRONICS INC

μPC1313HA
05E 22959 D
T-77-21


TOTAL HARMONIC DISTORTION, OPEN LOOP GAIN, SUPPLY VOLTAGE REJECTION RATIO, CIRCUIT CURRENT vs. SUPPLY VOLTAGE




TOTAL HARMONIC DISTORTION, OPEN LOOP GAIN, CIRCUIT CURRENT vs. AMBIENT TEMPERATURE




CROSS TALK, TOTAL HARMONIC DISTORTION, OUTPUT VOLTAGE vs. INPUT VOLTAGE



TOTAL HARMONIC DISTORTION, OUTPUT VOLTAGE vs. INPUT VOLTAGE



TOTAL HARMONIC DISTORTION, OUTPUT VOLTAGE vs. INPUT VOLTAGE



5


μ PC1313HA

6427525 N E C ELECTRONICS INC

05E 22960 D

T-77-21

9 PIN PLASTIC SLIM SIP



NOTE

Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.

P9HA-254B

ITEM	MILLIMETERS	INCHES
A	22.86 MAX.	0.9 MAX.
C	1.1 MIN.	0.043 MIN.
F	0.5 ^{+0.1}	0.02 ^{+0.008}
G	0.25	0.01
H	2.54	0.1
J	1.27 MAX.	0.05 MAX.
K	0.51 MIN.	0.02 MIN.
M	5.08 MAX.	0.2 MAX.
N	2.8 ^{+0.2}	0.11 ^{+0.008}
Q	5.75 MAX.	0.227 MAX.
U	1.5 MAX.	0.059 MAX.
V	0.25 ^{+0.08}	0.01 ^{+0.003}
Y	3.2 ^{+0.5}	0.126 ^{+0.02}
Z	1.1 MIN.	0.043 MIN.

6427525 N E C ELECTRONICS INC

 μ PC1313HA
05E 22961 D

T-77-21

The μ PC1313HA is a dual preamplifier in a new 9-pin slim SIP (Single In-line Package), with ALC (Automatic Level Control) circuit, and designed as two channels recording or playback amplifier for a portable cassette tape recorder.


The μ PC1313HA has high voltage gain, low noise, low distortion, high output voltage and stable characteristics in wide supply voltage range.

High resistance as a value of feedback resistor can be used so that excellent playback characteristics can be performed with smaller capacitance.

1. FEATURES

- Very low seated height : 5.72 mm MAX.
- High open loop gain : $A_{VO} = 90$ dB TYP. ($f = 1$ kHz)
- Low noise : $V_{nin} = 1.3$ μ V TYP. ($R_G = 2.2$ k Ω NAB)
- Low distortion : THD = 0.05 % TYP. ($V_O = 0.3$ V)
- Large dynamic range : $V_{OM} = 1.8$ V TYP. (THD = 1 %)

2. BLOCK DIAGRAM



3. CONNECTION DIAGRAM

PIN No.	ELECTRICAL CONNECTION
1	Negative feedback 1
2	Input 1
3	Output 1
4	ALC Input
5	Ground
6	VCC
7	Output 2
8	Input 2
9	Negative feedback 2

μ PC1313HA


6427525 N E C ELECTRONICS INC

05E 22962 D

4. PACKAGE DIMENSIONS

T-77-21

9 PIN PLASTIC SLIM SIP



P9HA-254B

NOTE

Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	22.86 MAX.	0.9 MAX.
C	1.1 MIN.	0.043 MIN.
F	0.5 ^{+0.1}	0.02 ^{±0.008}
G	0.25	0.01
H	2.54	0.1
J	1.27 MAX.	0.05 MAX.
K	0.51 MIN.	0.02 MIN.
M	5.08 MAX.	0.2 MAX.
N	2.8 ^{+0.2}	0.11 ^{±0.008}
Q	5.75 MAX.	0.227 MAX.
U	1.5 MAX.	0.059 MAX.
V	0.25 ^{±0.008}	0.01 ^{±0.003}
Y	3.2 ^{+0.5}	0.126 ^{+0.002}
Z	1.1 MIN.	0.043 MIN.


μPC1313HA

6427525 N E C ELECTRONICS INC

05E 22963 D

5. EQUIVALENT CIRCUIT

T-77-21



5

μPC1313HA

6427525 N E C ELECTRONICS INC

05E 22964 D

T-77-21

6. CHARACTERISTICS

6.1 ABSOLUTE MAXIMUM RATINGS (T_a = 25 °C)

Supply Voltage	V _{CC}	15	V
Package Dissipation	P _D	300*	mW
Operating Temperature	T _{opt}	-20 to +75	°C
Storage Temperature	T _{stg}	-40 to +125	°C
		* T _a = 75 °C	

6.2 RECOMMENDED OPERATING CONDITIONS (T_a = 25 °C)

Supply Voltage Range	V _{CC}	4 to 15	V	(PLAY)
	V _{CC}	7.5 to 15	V	(REC. at Application Circuit 1)
	V _{CC}	6.5 to 15	V	(REC. at Application Circuit 2)
	V _{CC}	5.0 to 15	V	(REC. at Application Circuit 3)
Voltage Gain	A _v	46 MIN.	dB	(NAB)
	A _v	40 MIN.	dB	(FLAT)

6.3 ELECTRICAL CHARACTERISTICS (T_a = 25 °C, V_{CC} = 9 V, f = 1 kHz, R_L = 10 kΩ NAB)

CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CIRCUIT	TEST CONDITIONS
Quiescent Current	I _{CC}	2.5	4	6	mA	(1)	V _{in} = 0
Open Loop Voltage Gain	A _{VO}	80	90		dB	(1)	V _O = 0.3 V
Voltage Gain	A _v		46		dB	(2)	V _O = 0.3 V
Maximum Output Voltage	V _{OM}	1.2	1.8		V	(2)	THD = 1 %
Total Harmonic Distortion	THD		0.05	0.3	%	(2)	V _O = 0.3 V with 400 Hz HPF and 30 kHz LPF
Input Impedance	R _i	25	45		kΩ	(2)	
Equivalent Input Noise Voltage	V _{nin}		1.3	4	μV	(3)	R _G = 2.2 kΩ
Cross Talk	CT	-50	-65		dB	(4)	V _O = 1 V, (The other channel V _{in} = 0, R _G = 2.2 kΩ)
ALC Balance	ΔV _{ALC}		0	2.5	dB	(6)	V _{in} = -50 dBV
ALC THD	THD _{ALC}		0.2	1	%	(5)	V _{in} = -50 dBV
ALC	ALC	40	46		dB	(5)	from V _{in} = -70 dBV to become THD = 10 %


μPC1313HA
05E 22965 D

T-77-21


6427525 N E C ELECTRONICS INC

6.4 TEST CIRCUITS


(1) I_{CC} , A_{VO} test circuit




(2) A_V , V_{OM} , THD, Z_{in} test circuit (for CH1)



(3) V_{nin} test circuit (for CH1)




(4) Cross talk, Channel balance test circuit




- NOTE 1:** External components of the IC are the same as the test circuit (2).
2: Cross talk procedure
 Switch position SW.1 → 2, SW.2 → 1, $20 \log V_{O2}/V_{O1}$
 Switch position SW.1 → 1, SW.2 → 2, $20 \log V_{O1}/V_{O2}$
3: Channel balance
 Switch position SW.1 → 2, SW.2 → 2, $20 \log V_{O1}/V_{O2}$

(5) THD_{ALC} , ALC test circuit (for CH1)



(6) ALC balance test circuit



- NOTE 1:** External components of the IC are the same as test circuit (5).
2: ALC balance: $20 \log V_{O1}/V_{O2}$

5

μPC1313HA

6427525 N E C ELECTRONICS INC

05E 22966 D

7. EXTERNAL PARTS AND CHARACTERISTICS

T-77-21




Fig. 1 Typical Application Circuit

6427525 N E C ELECTRONICS INC

 μ PC1313HA
05E 22967 D

Table 1. External Parts and Characteristics

T-77-21

Parts No.	Purpose	Influence	
		Smaller than TYP.	Larger than TYP.
C ₁	Resonance	Select according to head coil	
C ₂	Coupling	Bad low Frequency response	
R ₁	A _y adjustment	Not available at A _y < 40 dB	
R ₂ R ₃ C ₃	Output DC voltage adjustment NAB characteristic adjustment	Low V _{OM} Out of NAB characteristic	Low V _{OM} Out of NAB characteristic
C ₄	Coupling	Bad low frequency response	
R ₄	Load	Low V _{OM}	
R ₅	ALC range adjustment	Narrow ALC range	Increase noise
C ₅	Phase compensation	Oscillation	Bad high frequency response
R ₆	ALC attack time adjustment	Short attack time	Long attack time
C ₆	ALC attack time and recovery time adjustment	Short attack and recovery time	Long attack and recovery time
R ₇	ALC recovery time adjustment	Short recovery time	Long recovery time

T-77-21

8. GUIDES FOR USAGE

8.1 OUTPUT DC VOLTAGE ADJUSTMENT

Output DC voltage (V_{ODC}) is adjusted by the voltage drop in $R_2 + R_3$, and is kept constantly against the change of supply voltage. Output maximum voltage (V_{OM}) is determined by output DC voltage.

The relation among supply voltage (V_{CC}), output DC voltage and output maximum voltage is shown in the Figure 2.

$$V_{ODC} = (R_2 + R_3) \times I_{NF}$$

$$I_{NF} = 3.5 \text{ to } 10 \times 10^{-6} \text{ (A) (NF Terminal Sink Current)}$$

$$V_{NF} = 1.25 \text{ TYP. (V) (NF Terminal DC Voltage)}$$

When $(V_{+sat} - V_{ODC}) < (V_{ODC} - V_{-sat})$

V_{OM} is $(V_{+sat} - V_{ODC}) / \sqrt{2}$

When $(V_{+sat} - V_{ODC}) > (V_{ODC} - V_{-sat})$

V_{OM} is $(V_{ODC} - V_{-sat}) / \sqrt{2}$

V_{+sat} : Upper Saturation Voltage $\approx V_{CC} - 1 \text{ V}$

V_{-sat} : Lower Saturation Voltage $\approx 0.2 \text{ V}$

The relation between V_{ODC} and $R_2 + R_3$ is shown Figure 4. Figure 5 shows thermal characteristic of V_{ODC} . It is necessary to adjust the value of $R_2 + R_3$ according to ambient temperature range, minimum supply voltage, and V_{OM} required.




Fig. 2 The Relation among V_{CC} , V_{ODC} and V_{OM}




Fig. 3 The Relation among V_{ODC} , V_{NF} and I_{NF}

6427525 N E C ELECTRONICS INC

μ PC1313HA
05E 22969 D

T-77-21




Fig. 4 R₂ + R₃ vs. V_{ODC}




Fig. 5 Thermal Characteristic of V_{ODC}

8.2 PLAYBACK CHARACTERISTICS

Table 2 shows time constant specified by NAB.

Table 2. Time Constant

	9.5 cm/s	4.75 cm/s
C ₃ (R ₂ + R ₃)	3 180 μs	1 590 μs
C ₃ · R ₂	90 μs	120 μs

The voltage gain of playback mode is adjusted by C₃, R₂, R₃ and R₁. The value of R₂ + R₃ is already determined in chapter 7.1.

In a negative feedback circuit shown in the right, its voltage gain is approximately


$$A_v = Z/R_1$$

μ PC1313HA's voltage gain can be adjusted in the above equation. And μ PC1313HA can't be used less than 40 dB in high frequency due to a oscillation. So adjust its voltage gain at 1 kHz more than 46 dB.

Low frequency roll off (f_L) is influenced by the coupling capacitor (C₂).

$$f_L = (2\pi C_2 R_1)^{-1}$$

Also C₂ and R₂ + R₃ influence rising time when power supply switch is turn on. (Refer to Table 1).



5

μPC1313HA

6427525 N E C ELECTRONICS INC

05E 22970 D

*T-77-21***8.3 RECORDING CHARACTERISTICS**

By removing C_2 in the circuit shown in Fig. 1, $\mu\text{PC1313HA}$ operates as a flat amplifier. In this case its voltage gain is

$$A_{v(\text{REC})} = (R_2 + R_3) / R_1$$

Select the value of R_1 to adjust its voltage gain.

ALC circuit divides the input signal to the amplifier stage with external resistor R_5 and conductance of ALC output circuit. The control signal of ALC circuit is obtained by rectifying output signal of amplifier stage. As the ALC control voltage the rectified voltage is required in the range of about 0.9 V to 1.4 V. (Refer to Fig. 6)

When $\mu\text{PC1313HA}$ is used in a low supply voltage $\mu\text{PC1313HA}$ can't provide enough output signal to control ALC circuit. In this case use the voltage doubling rectifier shown in application circuit 3. The attack-time is adjusted by C_6 and R_6 and the recovery-time is adjusted by C_6 and $R_7 // R_{i(4)}$. ($R_{i(4)}$: Input Impedance of 4 pin).

Also C_5 is required to keep the stability against oscillation. 3 300 pF as its value is recommended.




Fig. 6 Reduction Level vs.
ALC Control Voltage

6427525 N E C ELECTRONICS INC

μ PC1313HA
05E 22971 D

T-77-21

8.4 RIPPLE FILTER

In case that there is a high level ripple in a power supply, use a ripple filter circuit like which is shown in Fig. 7.





Fig. 7 Ripple Filter

9. EXAMPLE OF APPLICATION

9.1 APPLICATION CIRCUIT 1 (V_{CC} = 7.5 to 15 V)



SW₁ to 5, PLAY BACK POSITION


5

μ PC1313HA
6427525 N E C ELECTRONICS INC

05E 22972 D

APPLICATION CIRCUIT 2 ($V_{CC} = 6.5$ to 15 V)

T-77-21



SW1 to 5, PLAY BACK POSITION


μ PC1313HA

6427525 N E C ELECTRONICS INC


05E 22974 D

9.2 TYPICAL PCB

T-77-21







(COPPER SIDE)



T-77-21

9.4 TYPICAL CHARACTERISTICS ($T_a = 25^\circ\text{C}$)





5


μ PC1313HA
6427525 N E C ELECTRONICS INC

05E 22976 D


T-77-21



TOTAL HARMONIC DISTORTION, OPEN LOOP GAIN, SUPPLY VOLTAGE REJECTION RATIO, CIRCUIT CURRENT vs. SUPPLY VOLTAGE



TOTAL HARMONIC DISTORTION, OPEN LOOP GAIN, CIRCUIT CURRENT vs. AMBIENT TEMPERATURE




6427525 N E C ELECTRONICS INC


μ PC1313HA
05E 22977 D

T-77-21


CROSS TALK, TOTAL HARMONIC DISTORTION, OUTPUT VOLTAGE vs. INPUT VOLTAGE



TOTAL HARMONIC DISTORTION, OUTPUT VOLTAGE vs. INPUT VOLTAGE



TOTAL HARMONIC DISTORTION, OUTPUT VOLTAGE vs. INPUT VOLTAGE



5