

## PROCESS

C35B3 (0.35um)

## FEATURES

- PECL\_RX area: 0.1 mm<sup>2</sup>, size: x = 300 μm y = 340 μm
- PERXBIAS size: x = 382 μm y = 375 μm
- 3.3 V ±10% supply voltage
- 622 Mb/s transmission speed
- 1 ns max. propagation delay
- Power dissipation 23 mW at 3.3 V static without PERXBIAS
- Junction temperature -40 - 125°C
- Output levels fully compatible with F100K PECL Family
- Power down mode

## DESCRIPTION


The PECL\_RX is a 3.3 V PECL differential line receiver featuring an operating frequency up to 311 MHz (622 Mb/s) and accepting standard F100K levels (referred to the positive supply).

The PECL\_RX accepts (750 mV) differential input signals and translates them to CMOS output levels.

With the companion line driver (PECL\_TX) it can be used for high speed applications.

The cell PECL\_RX requires the PERXBIAS cell for biasing. PERXBIAS can drive up to 3 PECL\_RX cells. An external voltage reference must be used.

The PECL\_RX can be set in power down mode.



## TECHNICAL DATA FOR PECL\_RX

( $T_{\text{junction}} = -40$  to  $125$  °C,  $V_{\text{DDPECL}} = V_{\text{DDCMOS}} = V_{\text{DDA}} = +3.0$  V to  $+3.6$  V,  $XPD = \text{High}$ ,  $\text{SIM} = \text{Low}$ , unless otherwise specified)

### DC CHARACTERISTICS

| Symbol           | Parameter   | Conditions                      | Min         | Typ  | Max    | Units |
|------------------|---|---------------------------------|-------------|------|--------|-------|
| $V_{\text{ID}}$  | Differential Input<br>$V_{\text{ID}} =  V_{\text{INP}} - V_{\text{INN}} $             |                                 | 250         | 750  | 900    | mV    |
| $V_{\text{ICM}}$ | Common Mode Input Voltage<br>$V_{\text{ICM}} = (V_{\text{INP}} + V_{\text{INN}}) / 2$ | Referred to $V_{\text{DDPECL}}$ | -1.5        | -1.3 | -1.1   | V     |
| $V_{\text{IH}}$  | Input Voltage High  | Referred to $V_{\text{DDPECL}}$ | -1.165      |      | -0.870 | V     |
| $V_{\text{IL}}$  | Input Voltage Low   | Referred to $V_{\text{DDPECL}}$ | -1.830      |      | -1.475 | V     |
| $V_{\text{HYS}}$ | Hysteresis  |                                 | 25          |      | 100    | mV    |
| $V_{\text{OH}}$  | Output Voltage High   |                                 | CMOS levels |      |        | V     |
| $V_{\text{OL}}$  | Output Voltage Low  |                                 |             |      |        | V     |

### AC CHARACTERISTICS

$C_{\text{L}} = 1$  pF at each output, unless otherwise specified

| Symbol            | Parameter  | Conditions | Min | Typ | Max  | Unit |
|-------------------|--|------------|-----|-----|------|------|
| $t_{\text{PD}}$   | Propagation Delay <sup>1)</sup>                    |            | 600 | 800 | 1000 | ps   |
| $t_{\text{SKD1}}$ | Differential Pulse Skew <sup>1)</sup>              |            |     |     | 80   | ps   |
| $t_{\text{SKD2}}$ | Differential Channel to Channel Skew <sup>1)</sup> |            |     |     | 100  | ps   |
| $t_{\text{TLH}}$  | Rise Time <sup>2)</sup>                            |            | 150 | 300 | 600  | ps   |
| $t_{\text{THL}}$  | Fall Time <sup>2)</sup>                            |            | 150 | 300 | 600  | ps   |
| $C_{\text{load}}$ | Load Capacitance                                   | @622 Mb/s  |     |     | 1    | pF   |
| $C_{\text{in}}$   | Input Capacitance                                  |            |     | 700 | 900  | fF   |
| $f_{\text{MAX}}$  | Operating Frequency                                |            |     | 311 | 311  | MHz  |
| $T_{\text{XS}}$   | Transmission Rate                                  |            |     | 622 | 622  | Mb/s |

### POWER REQUIREMENTS

| Symbol                | Parameter                               | Conditions  | Min | Typ | Max  | Unit |
|-----------------------|---|---|-----|-----|------|------|
| $I_{\text{CCDC}}$     | DC Current Consumption                  | Without PERXBIAS  |     | 7   | 10   | mA   |
| $I_{\text{CCAC}}$     | AC Current Consumption                  | $C_{\text{load}} = 1$ pF @622 Mb/s,<br>without PERXBIAS |     | 11  | 15   | mA   |
| $I_{\text{CCPD}}$     | Power Down Current Consumption          | $XPD = \text{Low}$ , without<br>PERXBIAS                |     |     | 300  | μA   |
| $P_{\text{diss\_DC}}$ | DC Power Consumption                    | Without PERXBIAS  |     | 23  | 36   | mW   |
| $P_{\text{diss\_AC}}$ | AC Power Consumption                    | $C_{\text{load}} = 1$ pF @622 Mb/s,<br>without PERXBIAS |     | 36  | 54   | mW   |
| $P_{\text{diss\_PD}}$ | Power Consumption in Power<br>Down Mode | $XPD = \text{Low}$ , without<br>PERXBIAS                |     |     | 1.08 | mW   |

- 1) Including the package: SOIC28, pins 5–10 or 19–24 for VOUTP and VOUTN
- 2) Specified at 20% and 80% of the output voltage

## TECHNICAL DATA FOR PERXBIAS

( $T_{\text{junction}} = -40$  to  $125$  °C,  $V_{\text{DDA}} = +3.0$  V to  $+3.6$  V,  $\text{XSIM} = \text{High}$ , unless otherwise specified)


### POWER REQUIREMENTS

| Symbol            | Parameter              | Conditions | Min | Typ | Max | Unit |
|-------------------|------------------------|------------|-----|-----|-----|------|
| $I_{\text{cc}}$   | DC Current Consumption |            |     | 1.2 | 2   | mA   |
| $P_{\text{diss}}$ | Power Consumption      |            |     | 4   | 7.2 | mW   |

### REFERENCE CHARACTERISTICS

| Symbol | Parameter         | Conditions | Min  | Typ  | Max  | Unit |
|--------|-------------------|------------|------|------|------|------|
| VREF   | Reference Voltage |            | 1.20 | 1.22 | 1.24 | V    |

## SYMBOL OF PECL\_RX




| XPD  | VINP | VINN | VOUTP | VOUTN |
|------|------|------|-------|-------|
| High | High | Low  | High  | Low   |
| High | Low  | High | Low   | High  |
| Low  | X    | X    | High  | Low   |

## PIN LIST OF PECL\_RX

| Pin     | Description                            | Type    |
|---------|--|---------|
| VDDPECL | Positive Supply for PECL Receiver      | Supply  |
| VDDA    | Positive Supply                        | Supply  |
| VDDCMOS | Positive Supply for CMOS Output Buffer | Supply  |
| VSSPECL | Negative Supply                        | Supply  |
| VSSCMOS | Negative Supply                        | Supply  |
| IREFP   | Bias Current                           | Analog  |
| IREFN   | Bias Current                           | Analog  |
| VMID    | Voltage Reference                      | Analog  |
| XPD     | Power Down                             | Digital |
| SIM     | Test Pin                               | Digital |
| VINP    | Positive Input                         | Analog  |
| VINN    | Negative Input                         | Analog  |
| VOUTP   | Pos. PECL Output                       | Digital |
| VOUTN   | Neg. PECL Output                       | Digital |

## SYMBOL OF PERXBIAS



## PIN LIST OF PERXBIAS

| Pin    | Description                | Type    |
|--------|----------------------------|---------|
| VDDA   | Positive Supply            | Supply  |
| VSSA   | Negative Supply            | Supply  |
| IREFP1 | Bias Current               | Analog  |
| IREFP2 | Bias Current               | Analog  |
| IREFP3 | Bias Current               | Analog  |
| IREFN1 | Bias Current               | Analog  |
| IREFN2 | Bias Current               | Analog  |
| IREFN3 | Bias Current               | Analog  |
| VMID   | Voltage Reference          | Analog  |
| XSIM   | Test Pin                   | Digital |
| VREF   | External Reference Voltage | Analog  |

## THEORY OF OPERATION


The PECL\_RX is a differential line receiver which accepts low voltage input signals according to F100K standard. The input signal lines must be 50 Ω transmission lines. At the receiver input each signal has to be terminated to the voltage level

$V_T$  (where  $V_T = V_{DDPECL} - 2 V$ ) with an external termination resistor of 50 Ω, but also other termination schemes are possible. The cell PECL\_RX can be set in power down mode. It requires the PERXBIAS cell for biasing. PERXBIAS can drive up to 3 PECL\_RX cells. An external voltage reference must be used.

## APPLICATION

- High Speed Backplane Driver
- Complementary Clock Drivers
- Level Translator
- System Interconnects
- ATM Applications
- SDH Applications
- High-Resolution Imaging Applications
- Laser Printers
- Digital Copiers

## TYPICAL APPLICATION



- 1) Each power pin must have its own set of blocking capacitors.
- 2) An external reference must be used.
- 3) VSSA and VSS must be connected on the PCB level.
- 4) The two power pads can be bonded to one package pin (double bonding).
- 5) Two more PECL\_RX cells can be driven with IREFxx of the PERXBIAS cell. If an output IREFxx is not used it must be left unconnected.
- 6) The PECL part of the chip has to be separated from the rest of the chip by use of snap backs (cell PWRCUT\_DIG\_P\_SNAP\_SNAP).
- 7) The cells VDD3R1P and VDD3R2P are not in the standard library, they are part of the IP-block.

## Contact

austriamicrosystems AG  
A 8141 Schloss Premstätten, Austria  
T. +43 (0) 3136 500 5333  
F. +43 (0) 3136 500 5755  
[support@austramicrosystems.com](mailto:support@austramicrosystems.com)

## Copyright

Copyright © 2002 austriamicrosystems. Trademarks registered ®.  
All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. To the best of its knowledge, austriamicrosystems asserts that the information contained in this publication is accurate and correct.