

H-BRIDGE MOSFET POWER MODULE 3014


M.S.KENNEDY CORP.

4707 Dey Road Liverpool, N.Y. 13088

(315) 701-6751

FEATURES:


- · P and N Channel MOSFETs for Ease of Drive
- · 100 Volt, 10 Amp Full H-Bridge
- · Isolated Package for Direct Heat Sinking, Excellent Thermal Conductivity
- · Avalanche Rated Devices



DESCRIPTION:

The MSK 3014 is an H-bridge power circuit packaged in a space efficient isolated ceramic tab power SIP package. The MSK 3014 consists of P-Channel MOSFETs for the top transistors and N-Channel MOSFETs for the bottom transistors. The MSK 3014 uses M.S. Kennedy's proven power hybrid technology to bring a cost effective high perfomance circuit for use in today's sophisticated servo motor and disk drive systems.

EQUIVALENT SCHEMATIC



TYPICAL APPLICATIONS

- · Stepper Motor Servo Control
- · Disk Drive Head Control
- X-Y Table Control
- · Az-El Antenna Control

PIN-OUT INFORMATION

- Gate Q1 1
- 12 Source 4 11 Gate Q4

- Source Q1 Drain 1,2 10 Drain 3.4
- Gate Q2
- 9 Gate Q3
- 5 N/C
- 8 N/C
- N/C 6
- 7 Source 2,3

ABSOLUTE MAXIMUM RATINGS

VDSS	Drain to Source Voltage 100V MAX		Single Pulse Avalanche Energy
VDGDR	Drain to Gate Voltage		(Q2,Q4,Q6)7.9mJ
	$(Rgs = 1M\Omega)$ 100V MAX		(Q1,Q3,Q5)
Vgs	Gate to Source Voltage	ТJ	Junction Temperature + 175°C MAX
	(Continuous) ±20V MAX	Tst	Storage Temperature55°C to +150°C
ID	Continuous Current	Tc	Case Operating Temperature Range -55°C to +125°C
IDM	Pulsed Current 25A MAX	T_{LD}	Lead Temperature Range
RTH-JC	Thermal Resistance		(10 Seconds)
	(Junction to Case) 7.9°C/W		

ELECTRICAL SPECIFICATIONS

Parameter	Test Conditions ④	MSK3014			
raiailletei	rest Conditions 4	Min.	Typ.	Max.	Units
Drain-Source Breakdown Voltage	V _G s=0 I _D =0.25mA (All Transistors)	100	-	-	V
Durin Common Lord Common	Vps = 100V Vgs = 0V (Q2,Q3)	-	-	25	μΑ
Drain-Source Leakage Current	V _{DS} = -100V V _{GS} = 0V (Q1,Q4)	-	-	-25	μΑ
Gate-Source Leakage Current	$V_{GS} = \pm 20V V_{DS} = 0 (All Transistors)$	-	-	± 100	nA
Cata Causa Thuashald Valtana	$V_{DS} = V_{GS}$ $I_D = 250 \mu A (Q2,Q3)$	2.0	-	4.0	V
Gate-Source Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 250 \mu A (Q1,Q4)$	2.0	-	4.0	V
Durin Co. and On Braintenan (8)	Vgs = 10V ID = 9.0A (Q2,Q3)	-	-	0.20	Ω
Drain-Source On Resistance (2)	V _G S = -10V I _D = -8.4A (Q1,Q4)	-	-	0.28	Ω
Davis Co. and O. Baristone (8)	Vgs = 10V ID = 9.0A (Q2,Q3)	-	-	0.11	Ω
Drain-Source On Resistance ③	Vgs = 10V Ip = -8.4A (Q1,Q4)	-	-	0.20	Ω
5	Vps = 50V lp = 9.0A (Q2,Q3)	6.4	-	-	s
Forward Transconductance (1)	V _{DS} = -50V I _D = -8.4A (Q1,Q4)	3.2	-	-	S
N-Channel (Q2,Q3)					1
Total Gate Charge ①	ID = 9.0A	-	-	44	nC
Gate-Source Charge ①	V _{DS} = 80V	-	-	6.2	nC
Gate-Drain Charge ①	$V_{GS} = 10V$	-	-	21	nC
Turn-On Delay Time ①	V _{DD} = 50V	-	6.4	-	nS
Rise Time ①	ID = 9.0A	-	27	-	nS
Turn-Off Delay Time (1)	$R_G = 12\Omega$	-	37	-	nS
Fall Time ①	$R_D = 5.5\Omega$	-	25	-	nS
Input Capacitance ①	V _G s=0V	-	640	-	pF
Output Capacitance ①	V _{DS} = 25V	-	160	-	pF
Reverse Transfer Capacitance ①	f = 1.0MHz	-	88	-	pF
P-CHANNEL (Q1,Q3,Q5)					
Total Gate Charge ①	ID = -8.4A	-	-	58	nC
Gate-Source Charge ①	Vps = -80V	-	-	8.3	nC
Gate-Drain Charge ①	Vgs = -10V	-	-	32	nC
Turn-On Delay Time ①	VDD = -50V	-	15	-	nS
Rise Time ①	ID = -8.4A	-	58	-	nS
Turn-Off Delay Time ①	$R_G = 9.1\Omega$	-	45	-	nS
Fall Time ①	$R_D = 6.2\Omega$	-	46	-	nS
nput Capacitance ① Vgs=0V		-	760	-	pF
utput Capacitance ① Vbs=-25V		-	260	-	pF
Reverse Transfer Capacitance ①	f = 1.0MHz	-	170	-	pF
BODY DIODE					
Formation Values (2)	$Is = 9.0A \ Vgs = 0V \ (Q2,Q3)$	-	1.3	-	V
Forward On Voltage ①	Is = -8.4A VGS = 0V (Q1,Q4)	-	-1.6	-	V
D D T	$Is = 9.0A \text{ di/dt} = 100A/\mu S \text{ (Q2,Q3)}$	-	130	190	nS
Reverse Recovery Time (1)	$Is = -8.4A \text{ di/dt} = 100A/\mu S (Q1,Q4)$	-	130	190	nS
B	Is = 9.0A di/dt = $100A/\mu$ S (Q2,Q3)	-	650	970	μC
Reverse Recovery Charge ①	$Is = -8.4A \text{ di/dt} = 100A/\mu S (Q1,Q4)$	-	650	970	μC

NOTES:

¹⁾ This parameter is guaranteed by design but need not be tested. Typical parameters are representative of actual device performance but are for reference only.

② Resistance as seen at package pins.
③ Resistance for die only; use for thermal calculations.
④ TA = 25 °C unless otherwise specified.

APPLICATION NOTES

N-CHANNEL GATES (Q2,Q3)

For driving the N-Channel gates, it is important to keep in mind that it is essentially like driving a capacitance to a sufficient voltage to get the channel fully on. Driving the gates to +15 volts with respect to their sources assures that the transistors are on. This will keep the dissipation down to a minimum level [RDS(ON) specified in the data sheet]. How quickly the gate gets turned ON and OFF will determine the dissipation of the transistor while it is transitioning from OFF to ON, and vice-versa. Turning the gate ON and OFF too slow will cause excessive dissipation, while turning it ON and OFF too fast will cause excessive switching noise in the system. It is important to have as low a driving impedance as practical for the size of the transistor. Many motor drive IC's have sufficient gate drive capability for the MSK 3014. If not, paralleled CMOS standard gates will usually be sufficient. A series resistor in the gate circuit slows it down, but also suppresses any ringing caused by stray inductances in the MOSFET circuit. The selection of the resistor is determined by how fast the MOSFET wants to be switched. See Figure 1 for circuit details.




Figure 1

P-CHANNEL GATES (Q1,Q4)

Most everything applies to driving the P-Channel gates as the N-Channel gates. The only difference is that the P-Channel gate to source voltage needs to be negative. Most motor drive IC's are set up with an open collector or drain output for directly interfacing with the P-channel gates. If not, an external common emitter switching transistor configuration (see Figure 2) will turn the P-Channel MOSFET on. All the other rules of MOSFET gate drive apply here. For high supply voltages, additional circuitry must be used to protect the P-Channel gate from excessive voltages.




Figure 2

BRIDGE DRIVE CONSIDERATIONS

It is important that the logic used to turn ON and OFF the various transistors allow sufficient "dead time" between a high side transistor and its low side transistor to make sure that at no time are they both ON. When they are, this is called "shoot-through", and it places a momentary short across the power supply. This overly stresses the transistors and causes excessive noise as well. See Figure 3.




Figure 3


This deadtime should allow for the turn on and turn off time of the transistors, especially when slowing them down with gate resistors. This situation will be present when switching motor direction, or when sophisticated timing schemes are used for servo systems such as locked antiphase PWM'ing for high bandwidth operation.


3


Rev. B 7/00

TYPICAL PERFORMANCE CURVES


N-CHANNEL DEVICES (Q2,Q3)










P-CHANNEL DEVICES (Q1,Q4)







Rev. B 7/00



ALL DIMENSIONS ARE ± 0.010 INCHES UNLESS OTHERWISE LABELED.

ORDERING INFORMATION

PART NUMBER	SCREENING LEVEL
MSK 3014	Industrial

M.S. Kennedy Corp.
4707 Dey Road, Liverpool, New York 13088
Phone (315) 701-6751
FAX (315) 701-6752
www.mskennedy.com

The information contained herein is believed to be accurate at the time of printing. MSK reserves the right to make changes to its products or specifications without notice, however, and assumes no liability for the use of its products.

5 Rev. B 7/00