Features

- **Up to 128-voice Top-quality Wavetable Synthesis Chip**
	- **Two 64-voice RISC DSP Cores**
	- **Two High-speed CISC Control Processors**
	- **Versatile Programmable Digital Audio Routing Between the Two DSPs**
- **Voices Can Be Allocated for Synthesis and/or Effects and/or Audio Processing**
- **Maximum Single-shot PCM Wavesize of 4M Samples (93 Seconds @ 44.1 kHz)**
- **Samples Can Be Stored in 16-bit Floating Point Format (20-bit Dynamic), 16-bit Linear, 8-bit Linear**
- **Standard Audio Processing Firmware Includes Equalizer, Surround, MPEG Audio Decoder (Level 2)**
- **Sophisticated Built-in Cache Memories**
	- **Allows Use of Standard 90 ns 16-bit ROMs/RAMs**
	- **Guarantees Crisp Response Even Under Heavy Traffic Conditions**
- **GS® Sound Set(1) under License from Roland® Corporation, Other Sound Sets Available**
- **16-channel Audio-in, 16-channel Audio-out @ 22 Bits Audio/Channel**
- **28-bit Internal Audio Path**
- **Two Serial MIDI-In, Two Serial MIDI-Out**
- **Firmware/Wavetable Data Can Reside in ROM, DRAM, SDRAM**
- **Up to 256M Bytes of External Memory with Support of SIMM (DRAM) and DIMM (SDRAM)**
- **High-speed 16-bit Burst Transfer for Firmware Download or Streaming Audio**
- **Compatible with ATSAM9707, Uses Proven Design and Development Tools – Sound Editor, Sound Bank Editor**
	- **Algorithm Compiler, Assembler, Source Debugger**
	- **Direct Development from PC Environment, No Special Emulator Required**
- **Top Technology**
	- **Single Low-frequency Crystal and Built-in PLL**
	- **3.3V Supply, 5V-tolerant I/Os**
	- **Space-saving 144-lead TQFP Package**
	- **Power-down Mode**
- **Typical Applications: Karaokes, High-range Multimedia, Classical Organs, Digital Pianos, Professional Keyboards, Musical Samplers**
- Note: 1. The GS Sound Set is subject to special licensing conditions. Not to be used for musical instruments.

Description

The ATSAM9708 is a 128-voice integrated synthesizer, integrating two PDSP blocks and a memory management unit (MMU). One PDSP block is a combination of a specialized 64-slot RISC-based digital signal processor (DSP), a general-purpose 16-bit CISC-based control processor (P16), a cache memory and an "intelligent" peripheral I/O interface. Both PDSPs are fully independent and share the same external memory through the MMU.

Sound Synthesis

ATSAM9708 128-voice Integrated Sound Synthesizer

1772D–DRMSD–01/04

Block Diagrams Figure 1. ATSAM9708 Block Diagram

Pin Description by Function

Table 1. Power Group

Table 2. ISA Bus Group⁽¹⁾

Notes: 1. ISA bus group pins are powered by V_{CC1} power rail.

2. PC_D pads have 4 mA drive capabilities; other output pads have 16 mA drive capabilities.

3. To interface with PC ISA bus, V_{CC1} should be connected to 5V power and PC_D bus should be buffered. Direction is given by PC_RD signal.

4. Pin Names in this document exhibiting an overbar (PC_CS for example) indicates that the signal is active low.

Table 3. MIDI and Audio Group⁽¹⁾

Notes: 1. MIDI and Audio group pins are powered by V_{CC1} power rail.

2. These pins have alternate functions as GPIO pins (general-purpose input/output pins). See "General-purpose Input/Output Routing" on page 24 for more details.

Table 4. Memory Group⁽¹⁾

Table 4. Memory Group⁽¹⁾ (Continued)

Note: 1. Memory group pins are powered by V_{CC2} power rail.

Table 5. Miscellaneous Group

Note: 1. X2 cannot be used to drive external circuitry.

Pinout by Pin Number

Table 6. Pinout by Pin Number

ATSAM9708

 $\overline{}$

Absolute Maximum Ratings

Table 7. Absolute Maximum Ratings

Recommended Operating Conditions

Table 8. Recommended Operating Conditions

Note: 1. When using 3.3V supply, care must be taken that voltage applied on pin does not exceed V_{CC} + 0.5V.

DC Characteristics

Table 9. DC Characteristics $(t_A = 25^{\circ}C, V_{C3} = 3.3V \pm 10\%)$

able 9. DC Characteristics $(L_4 = 25 \text{ C}, V_{C3} = 3.3V \pm 10\%)$ (Continued)								
Symbol	Parameter	VCC	Min	Typ	Max	Unit		
V_{OL}	High-level output voltage	3.3	2.8			V		
	PC_D[15:0], PC_IRQ, PC_READY: $I_{OH} = 10$ mA	5.0	4.5					
	Others except LFT: $I_{OH} = 0.8$ mA							
$I_{\rm CC}$	Power supply current	3.3		100	140	mA		
	(crystal frequency = 12 MHz)	5.0		25	35			
	Power down supply current			TBD	TBD	μA		

Table 9. DC Characteristics $(t_A = 25^{\circ}C, V_{C2} = 3.3V + 10\%)$ (Continued)

DSP RISC Signal Processor

Each of the two DSP engines operates on a frame-timing basis with the frame subdivided into 64 process slots. Each process is itself divided into 16 micro-instructions known as "algorithms". Up to 32 different DSP algorithms can be stored on-chip in each DSP private Alg RAM memory, allowing the device to be programmed for a number of audio signal generation/processing applications. Each DSP engine is capable of generating 64 simultaneous voices using algorithms such as wavetable synthesis with interpolation, alternate loop and 24 dB resonant filtering for each voice, for a total polyphony of 128 voices. Slots may be linked together (ML RAM) to allow implementation of more complex synthesis algorithms.

Each DSP also includes a 20 x 16 pipelined two's complement multiplier, a 28-bit pipelined adder and eight 24-bit final accumulators.

A typical application uses around 75% of the capacity of the DSP engines for synthesis, thus providing a minimum of 96-voice wavetable polyphony. The remaining processing power is used for typical function like reverberation, chorus, direct sound, surround effect, equalizer, etc.

Frequently-accessed DSP parameter data are stored in 5 banks of on-chip RAM memory for each DSP. Sample data or delay lines, which are accessed relatively infrequently, are stored in external ROM, SRAM, DRAM or SDRAM memory. The combination of localized micro-program memory and localized parameter data allows microinstructions to execute in 20 ns (50 MIPS) on each DSP. Separate buses from each of the on-chip parameter RAM memory banks allow highly parallel data movement to increase the effectiveness of each micro-instruction. With this architecture, a single micro-instruction can accomplish up to 6 simultaneous operations (add, multiply, load, store, etc.), providing a total potential throughput of 600 million operations per second (MOPS).

P16 Control Processor and I/O Functions

Each of the two P16 control processors is a general-purpose 16-bit CISC processor core, that runs from external memory. A boot/macro ROM is included on-chip to accelerate commonly executed routines and to allow the use of RAM only devices for the external memory. Each P16 also includes 256 words of local RAM data memory.

Each P16 control processor writes to the parameter RAM blocks within its associated DSP in order to control the synthesis process. In a typical application, the P16 control processor parses and interprets incoming commands from the MIDI UART or from the parallel 16-bit interface and then controls the DSP by writing into the parameter RAM banks of its associated DSP core. Slowly-changing synthesis functions, such as LFOs, are implemented in the P16 control processor by periodically updating the DSP parameter RAM variables.

Each P16 control processor interfaces with other private peripheral devices, such as the system control and status registers, the on-chip MIDI UART, the on-chip timers and the ISA PC 16-bit interface through specialized "intelligent" peripheral I/O logic. This I/O logic automates many of the system I/O transfers to minimize the amount of overhead processing required from the P16.

The parallel interface is implemented using three address lines (A2, A1, A0), a chip select signal, read and write strobes from the host and a 16-bit data bus (PC_D0 - PC_D15).

This data bus cannot drive the PC bus directly. External buffers and an external decoder (PAL) or plug and play IC are required to map the 16-bit I/O addresses and AEN from the PC into the three address lines and chip select from the ATSAM9708.

The PDSP#1 responds on addresses 0 to 3 (A2A1A0 = 0XX), while PDSP#2 responds on addresses 4 to 7 (A2A1A0 = $1XX$).

Each PDSP parallel interface supports a byte-wide I/O interface and a 16-bit port dedicated to burst transfers.

The byte-wide I/O interface is normally used to implement a MPU-401 UART-mode compatible interface. It is specified by address $A1A0 = 0X$, address 00 being the data register, address 01 being the status/control registers. Besides the standard two status bits of the MPU-401, two additional bits are provided to expand the MPU-401 protocol.

Address A1A0 = 10 specifies a 16-bit I/O port. It is mainly used for burst audio transfers to/from the PC using very efficient PC instructions like REP OUTSW or REP INSW which operate at maximum ISA bus bandwidth. This port may also be used for fast program or sound bank uploads.

DSP Cache RAM The memory management unit (MMU) allows external ROM and/or RAM memory resources to be shared between the two DSPs and the two P16 control processors. This allows a single device (i.e., DRAM) to serve as sample memory storage/delay lines for the DSPs and as program storage/data memory for the P16 control processors.

The DSP cache RAM allows a dramatic reduction in the traffic with the external ROM/RAM, allowing use of standard 90 ns ROM parts with sampling frequencies up to 48 kHz. Average access request rate to external memory is only one for every two frames for each slot, which gives 64 accesses per synthesis frame. The MMU can provide up to 169 memory accesses per frame, which leaves over 100 accesses free per frame to be used by the P16 processors. This means that under full 128-voice polyphony traffic conditions, each P16 instruction average execution time is around 400 ns at 48 kHz sampling frequency.

128-voice polyphony can be assured only when all samples are played at nominal frequency or down-transposed. Simultaneously playing a large number of up-transposed samples can adversely affect polyphony. For more details of possible polyphony for a given application, please refer to the application note "ATSAM9708 Memory Management Unit".

ATSAM9708

Timing Diagrams All timing conditions: $V_{CC} = 5V$, $V_{C3} = 3.3V$, $t_A = 25^{\circ}$ C; signals PC_READY, I/O CS16, D0 - D15 with 220 ohms pull-up, 30 pF capacitance; signal PC_IRQ with 470 ohms pulldown, 30 pF capacitance; all other outputs except $X2$ and LFT load capacitance = 30 pF. All timings refer to t_{CK} , which is the internal master clock period. The internal master clock frequency is 4 times the frequency at pin X1; therefore, $t_{CK} = t_{XTAL}/4$. The sampling rate is given by $1/(t_{CK} * 1024)$. The maximum crystal frequency/clock frequency at X1 is 12.288 MHz (48 kHz sampling rate).

PC Host Interface Figure 3. Host Interface Read Cycle

Notes: 1. When data is already loaded into internal ATSAM9708 output register. In this case PC_READY stays high during the read cycle.

2. $\,$ PC_READY goes into low only if the data is not ready to be loaded into/read from internal ATSAM9708 register. 128 $t_{\rm ck}$ corresponds to a single worst-case situation. At f_{CK} = 12.288 MHz, PC_READY is likely to never go low when using standard ISA bus timing.

3. PC_IO16 is asserted low by ATSAM9708 if A2A1 = 10 to indicate fast 16-bit ISA bus transfer to the PC.

External Memory Timing

External Memory Overview

The following memories can be connected to the ATSAM9708:

- ROM or Flash memories, 16 bits wide
- Static RAMs, 8 bits or 16 bits wide
- DRAMs, 16 bits wide
- SDRAMs, 16 bits wide

DRAMs and SDRAMs cannot be connected at the same time. The type of dynamic RAM connection is determined at power-up by sensing the level of pins \overline{RAS} and \overline{CAS} (see Table 4 on page 4 and "Memory Type Configuration and Boot Configuration" on page 26).

Eight-bit wide static RAM can be connected using the additional Ram Byte Select (RBS) address signal. RBS allows access to two bytes of SRAM within one regular memory cycle, thereby providing 16 bits of data. Eight-bit wide SRAM can be connected only under control of WCS1. The selection 8 bits/16 bits is done by firmware.

ROM and static RAMs use linear addressing (address lines WA0 to WA26). DRAM and SDRAMs use time-multiplexed addressing with a ROW/COL scheme (address lines DRA0 to DRA11). Additionally, SDRAMs use the DRA0/DRA11 lines for configuration and the DRA10 line for auto precharge.

ROM/SRAMs and DRAM/SDRAM address line share the same pins of the ATSAM9708. The timing is determined by the input signal DRAM. If DRAM is high at the beginning of a memory cycle, this indicates DRAM/SDRAM access.

If only one type of memory is connected (i.e., SDRAM), then the DRAM signal can be hardwired. Otherwise, it should be derived from an external decoding of high-order address lines.

External Memory Timing Overview

One memory cycle consists of six internal master clock cycles (6 x t_{CK}). The internal master clock period is one-fourth of the clock period at X1. The internal master clock is provided at pin CK_OUT when external SDRAM is connected (RAS sensed high during RESET).

Basic notes on SDRAM timing:

- RESET should be held low at least 100 us (SDRAM timing requirement on idle cycles)
- SDRAM mode is fixed to sequential, burst length = 1, CAS latency 2, standard operation, programmed write burst length.
- SDRAM cycles for read: NOP ACTIVE NOP READ AUTO PRECHARGE NOP - NOP.
- SDRAM cycles for write: NOP ACTIVE NOP WRITE AUTO PRECHARGE NOP - NOP
- SDRAM cycles for refresh: NOP AUTO REFRESH NOP NOP NOP NOP

Figure 5. ROM and SRAM Basic Timing, DRAM = Low

ATSAM9708

Figure 7. SDRAM Basic Timing, DRAM = High

Note: 1. See Table 11 on page 16.

Figure 8. SDRAM Init Sequence, DRAM = High

Note: Valid for DRAM and SDRAM unless otherwise stated.

Detailed External DRAM Timing

Figure 9. Read Cycle

Note: 1. See Table 11 on page 16.

Figure 10. Write Cycle (Early Write)

Note: 1. See Table 11 on page 16.

Figure 11. Refresh Cycle (RAS Only)

Note: 1. See Table 11 on page 16.

The following points should be noted:

- The multiplexed CAS, RAS addressing can support memory DRAM chips up to 16 Mbits x N as long as the number of row address lines and column address lines are identical. For example, device type 416C1200 is supported because it is a 1M x 16 organization with 10-bit row and 10-bit column. Device type 416C1000 is not supported because it is a 1M x 16 organization with 12-bit row and 8-bit column.
- The signal WOE is normally not used for DRAM connection. It is represented only for reference purposes.
- As RAS only counter refresh method is employed, several banks of DRAMs can be connected using simple external CAS decoding. Linear address lines (WAx) can be used to select between DRAM banks. For example, a 1M x 32 SIMM module may be connected as two 1M x 16 banks, with CAS0 and CAS1 selections issued from CAS and WA20.
- During a whole DRAM cycle (from \overline{RAS} low to \overline{CAS} rising), \overline{WCSO} is asserted low.
- The equivalence between multiplexed DRAM address lines (DRA0 to DRA11) and the corresponding linear addressing (WA0 to WA23) is as follows:

• To save DRAM power consumption, \overline{CAS} and \overline{RAS} are cycled only when necessary. Therefore, depending on firmware loaded, total board power consumption may increase with synthesis processing traffic.

Detailed External ROM Timing

Figure 12. ROM Read Cycle

External RAM Timing

Figure 13. 16-bit SRAM Read Cycle

Table 14. External 16-bit SRAM Timing Parameters (Continued)

Figure 15. 8-bit SRAM Read Cycle

Figure 16. 8-bit SRAM Write Cycle

Table 15. External 8-bit SRAM Timing Parameters

 $\overline{}$

Digital Audio Timing

Figure 17. Digital Audio Timing Diagram

Table 16. Digital Audio Timing Parameters

Figure 18. Digital Audio Frame Format

Note: SD_IN[7:0] is always 20 bits.

Audio Routing Each PDSP can process eight digital audio inputs and generate eight digital audio outputs for a total of 16 digital audio-in and 16 digital audio-out.

The eight outputs from DSP#2 can be individually routed on DSP#1 inputs.

Figure 19. Audio Routing

MIDI Routing The default configuration assigns MIDI1_IN/MIDI1_OUT to PDSP#1 and MIDI2_IN/MIDI2_OUT to PDSP#2.

Alternatively, MIDI1_IN can be routed as the same MIDI input to both PDSPs. In this case, the MIDI2_IN is available as a general-purpose input.

Also, if the MIDI2_OUT is not necessary, it can be defined as a general-purpose output.

General-purpose Input/Output Routing MIDI2_IN, MIDI2_OUT, SD_IN[7, 6, 5, 3, 2, 1, 0] and SD_OUT[7:1] pins can be individually routed as general-purpose inputs or outputs as identified in Table 17.

Table 17. General-purpose Input/Output Routing

Table 17. General-purpose Input/Output Routing (Continued)

GPIO	Pin
GPIO_OUT[7] DSP#2	SD_IN[7]
GPIO_IN[0] DSP#1	SD_IN[0]
GPIO_IN[1] DSP#1	SD_IN[1]
GPIO_IN[2] DSP#1	SD_IN[2]
GPIO_IN[3] DSP#1	SD_IN[3]
GPIO_IN[0] DSP#2	MIDI2_IN
GPIO_IN[1] DSP#2	SD_IN[5]
GPIO_IN[2] DSP#2	SD_IN[6]
GPIO_IN[3] DSP#2	SD_IN[7]

Bi-processor Operation Each PDSP has access to the same memory space. Sample data, buffers and programs can therefore be shared between the two PDSPs, thus minimizing memory requirements. Each P16 has the possibility to test a read-only bit that identifies the PDSP number it belongs to (PDSPID). This allows the firmware to make decisions according to the processor currently executing the code. As an example, consider implementation of a 128-voice synthesizer. An easy way to share traffic between the two PDSPs would be to have PDSP#1 process even MIDInumbered notes, while the PDSP#2 would process odd MIDI-numbered notes. In this case, there would only be a single firmware processed by both P16s, with some coding as follows: If (PDSPID == 0 && noteeven) then ProcessNote(); If (PDSPID == $1 \&x$ noteodd) then ProcessNote(); The two PDSPs may also execute completely different firmware. In this case, as both types of firmware start from address 100H, a test on PDSPID should be done at the beginning of the program to jump to the correct firmware. **Reset and Powerdown** During power-up, the RESET input should be held low until the crystal oscillator and PLL are stabilized. This may take about 20 ms. The RESET signal is normally derived from the PC master reset. However, a typical RC/diode power-up network can also be used for some applications. After the low-to-high transition of RESET, the following occurs: If REFRESH is sampled high at the low to high transition of RESET then the external SDRAM init cycles are executed (see "Memory Type Configuration and Boot Configuration" on page 26). • Both Synthesis/DSP enter an idle state. If REFRESH is low, then both P16 program execution starts from address 0100H in ROM space (WCS0 low). If REFRESH is high, then both P16 program execution starts from address 0000H in internal bootstrap ROM space. Each internal bootstrap expects to receive 256 words from its respective 16-bit burst transfer port, which will be stored from 0100H

to 01FFH into the external DRAM space. The bootstrap then resumes control at address 0100H.

If PDWN is asserted low, then all I/Os and outputs will be floated and the crystal oscillator and PLL will be stopped. The chip enters a deep power-down sleep mode. To exit power down, PDWN has to be asserted high, then RESET applied.

Memory Type Configuration and Boot Configuration

At the end of power-up, when RESET input goes from low to high, RAS, CAS and REFRESH pins are sampled by the ATSAM9708 to determine memory type configuration and boot type. \overline{RAS} , \overline{CAS} and $\overline{REFRESH}$ must be pulled to V_{CC} or GND through an external 10K resistor to select these different power-up configurations.

One memory type can be used for low pages (addresses $[0-8000000h]$, $AD[27] = 0$) and a different type for high pages (addresses [8000000h-10000000h]).

Memory types allowed are Flash/ROM, SRAM, DRAM or SDRAM.

When using RAM (SRAM, DRAM or SDRAM) in low page, P16 must start in bootstrap state. When in bootstrap state, P16 program execution starts at address 0. If not in bootstrap, program execution starts at address 100h. Bootstrap is selected via the REFRESH pin.

Pin Level Detected at Reset		Low Page		High Page		
REFRESH	RAS	CAS				
Stand-alone Mode			Memory Type	Selected by	Memory Type	Selected by
Low	Low	Low	Flash/ROM	WCS ₀	SRAM	$\overline{WCS1}$
Low	Low	High	Flash/ROM	WCS ₀	DRAM	RAS, CAS
Low	High	Low	Flash/ROM	WCS ₀	SDRAM	RAS, CAS
Low	High	High	Flash/ROM	WCS ₀	Selected by firmware	
Bootstrap Mode						
High	Low	Low	SRAM	WCS ₀	Flash/ROM	$\overline{WCS1}$
High	Low	High	DRAM	RAS, CAS	Flash/ROM	WCS1
High	High	X	SDRAM	RAS, CAS	Flash/ROM	WCS ₁

Table 18. Memory Type and Boot Configuration

Note: 1. When accessing DRAM or SDRAM, DRAM/SDRAM is selected by signals RAS and CAS (WCS0 and WCS1 are inactive) and addresses are time-multiplexed on WA[..] pins as follows:

• WA0 - WA8: DRA0 - DRA8

• WA18: DRA9

• WA20: DRA10

• WA22: DRA11

When accessing SRAM, Flash or ROM, SRAM/Flash/ROM are selected by signals WCS0, WCS1 (RAS and CAS are inactive) and WA[26:0] address pins:

• if low pages: $\overline{WCS0} = 0$, $\overline{WCS1} = 1$

• if high pages: $\overline{WCS0} = 1$, $\overline{WCS1} = 0$

▊

Figure 20. Recommended Crystal Compensation and LFT Filter

Recommended Crystal Compensation and LFT Filter

Mechanical Dimensions

Figure 21. 144-lead TQFP Package Drawing

Atmel Corporation Atmel Operations

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2004. **All rights reserved.** Atmel® and combinations thereof, and Dream® are the registered trademarks of Atmel Corporation or its subsidiaries. Roland®, GS® and the GS logo are the registered trademarks of the Roland Company. General MIDI logo is under licence of Midi Manufacturers Association. Other terms and product names may be the trademarks of others.

