Features

- High-performance, Low-power AVR® 8-bit Microcontroller
- RISC Architecture
 - 130 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
 - 8K Bytes of In-System Self-programmable Flash

Endurance: 10,000 Write/Erase Cycles

 Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation

- 512 Bytes EEPROM

Endurance: 100,000 Write/Erase Cycles

- 512 Bytes Internal SRAM
- Up to 64K Bytes Optional External Memory Space
- Programming Lock for Software Security
- Peripheral Features
 - One 8-bit Timer/Counter with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Three PWM Channels
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Three Sleep Modes: Idle, Power-down and Standby
- I/O and Packages
 - 35 Programmable I/O Lines
 - 40-pin PDIP, 44-lead TQFP, 44-lead PLCC, and 44-pad MLF
- Operating Voltages
 - 2.7 5.5V for ATmega8515L
 - 4.5 5.5V for ATmega8515
- Speed Grades
 - 0 8 MHz for ATmega8515L
 - 0 16 MHz for ATmega8515



8-bit **AVR**®
Microcontroller with 8K Bytes
In-System
Programmable
Flash

ATmega8515 ATmega8515L

Preliminary

Summary





Rev. 2512DS-AVR-02/03



Pin Configurations

Figure 1. Pinout ATmega8515






Overview

The ATmega8515 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega8515 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8515 provides the following features: 8K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 512 bytes SRAM, an External memory interface, 35 general purpose I/O lines, 32 general purpose working registers, two flexible Timer/Counters with compare modes, Internal and External interrupts, a Serial Programmable USART, a programmable Watchdog Timer with internal Oscillator, a SPI serial port, and three software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and Interrupt system to continue functioning. The Power-down mode saves the Register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

The device is manufactured using Atmel's high density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-programmable Flash on a monolithic chip, the Atmel ATmega8515 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega8515 is supported with a full suite of program and system development tools including: C Compilers, Macro assemblers, Program debugger/simulators, In-circuit Emulators, and Evaluation kits.

Disclaimer

Typical values contained in this data sheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

AT90S4414/8515 and ATmega8515 Compatibility

The ATmega8515 provides all the features of the AT90S4414/8515. In addition, several new features are added. The ATmega8515 is backward compatible with AT90S4414/8515 in most cases. However, some incompatibilities between the two microcontrollers exist. To solve this problem, an AT90S4414/8515 compatibility mode can be selected by programming the S8515C Fuse. ATmega8515 is 100% pin compatible with AT90S4414/8515, and can replace the AT90S4414/8515 on current printed circuit boards. However, the location of Fuse bits and the electrical characteristics differs between the two devices.

AT90S4414/8515 Compatibility Mode

Programming the S8515C Fuse will change the following functionality:

- The timed sequence for changing the Watchdog Time-out period is disabled. See "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 51 for details.
- The double buffering of the USART receive registers is disabled. See "AVR USART vs. AVR UART Compatibility" on page 134 for details.
- PORTE(2:1) will be set as output, and PORTE0 will be set as input.

Pin Descriptions

VCC Digital supply voltage.

GND Ground.

Port A (PA7..PA0) Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each

bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not

running.

Port A also serves the functions of various special features of the ATmega8515 as listed

on page 65.

Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source

current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega8515 as listed

on page 65.

Port C (PC7..PC0) Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each

bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset

condition becomes active, even if the clock is not running.

Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source

and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset

condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega8515 as listed on page 70.

on page 7

Port E(PE2..PE0)

Port E is an 3-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink

and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset

condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega8515 as listed

on page 72.

RESET Reset input. A low level on this pin for longer than the minimum pulse length will gener-

ate a reset, even if the clock is not running. The minimum pulse length is given in Table

18 on page 44. Shorter pulses are not guaranteed to generate a reset.

XTAL1 Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

XTAL2 Output from the inverting Oscillator amplifier.





Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$3F (\$5F) \$3E (\$5E)	SREG SPH	I SP15	T SP14	H SP13	S SP12	V SP11	N SP10	Z SP9	C SP8	8 10
\$3E (\$5E) \$3D (\$5D)	SPL	SP15	SP14 SP6	SP13	SP12 SP4	SP11	SP10 SP2	SP9 SP1	SP0	10
\$3C (\$5C)	Reserved	SF 7	J 3F0	J 3F3	J 5F4	- 3F3	JF2	J JF I	JF0	10
\$3B (\$5B)	GICR	INT1	INT0	INT2	-	-	-	IVSEL	IVCE	55, 76
\$3A (\$5A)	GIFR	INTF1	INTF0	INTF2	_	_	_	-	-	77
\$39 (\$59)	TIMSK	TOIE1	OCIE1A	OCIE1B	-	TICIE1	_	TOIE0	OCIE0	91, 122
\$38 (\$58)	TIFR	TOV1	OCF1A	OCF1B	-	ICF1	-	TOV0	OCF0	92, 123
\$37 (\$57)	SPMCR	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	167
\$36 (\$56)	EMCUCR	SM0	SRL2	SRL1	SRL0	SRW01	SRW00	SRW11	ISC2	27,40,76
\$35 (\$55)	MCUCR	SRE	SRW10	SE	SM1	ISC11	ISC10	ISC01	ISC00	27,39,75
\$34 (\$54)	MCUCSR	-	-	SM2	-	WDRF	BORF	EXTRF	PORF	39,47
\$33 (\$53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	89
\$32 (\$52)	TCNT0				Timer/Cou	inter0 (8 Bits)				91
\$31 (\$51)	OCR0			Tir	mer/Counter0 Out	tput Compare Re	gister			91
\$30 (\$50)	SFIOR	-	XMBK	XMM2	XMM1	XMM0	PUD	-	PSR10	29,64,94
\$2F (\$4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	117
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	120
\$2D (\$4D)	TCNT1H			Tim	er/Counter1 - Cou	unter Register Hig	gh Byte			121
\$2C (\$4C)	TCNT1L			Tim	er/Counter1 - Co	unter Register Lo	w Byte			121
\$2B (\$4B)	OCR1AH				unter1 - Output C					121
\$2A (\$4A)	OCR1AL				unter1 - Output C		•			121
\$29 (\$49)	OCR1BH				unter1 - Output C					121
\$28 (\$48)	OCR1BL			Timer/Co	unter1 - Output C	compare Register	B Low Byte			121
\$27 (\$47)	Reserved					-				-
\$26 (\$46)	Reserved	-					-			
\$25 (\$45)	ICR1H ICR1L	Timer/Counter1 - Input Capture Register High Byte Timer/Counter1 - Input Capture Register Low Byte					122			
\$24 (\$44)	Reserved			ı imer/	Counter1 - Input	capture Register	Low Byte			122
\$23 (\$43) \$22 (\$42)	Reserved					-				-
\$22 (\$42)	WDTCR	-	I .	<u> </u>	WDCE	WDE	WDP2	WDP1	WDP0	49
φ21 (φ41)	UBRRH	URSEL	-	_	WDCL	WDL		R[11:8]	WDF0	156
\$20 ⁽¹⁾ (\$40) ⁽¹⁾	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	154
\$1F (\$3F)	EEARH	-	-	-	-	-	-	-	EEAR8	17
\$1E (\$3E)	EEARL				EEPROM Addres	s Register Low B	vte			17
\$1D (\$3D)	EEDR					Data Register				18
\$1C (\$3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	18
\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	73
\$1A (\$3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	73
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	73
\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	73
\$17 (\$37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	73
\$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	73
\$15 (\$35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	73
\$14 (\$34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	73
\$13 (\$33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	74
\$12 (\$32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	74
\$11 (\$31) \$10 (\$30)	DDRD PIND	DDD7 PIND7	DDD6 PIND6	DDD5 PIND5	DDD4 PIND4	DDD3 PIND3	DDD2 PIND2	DDD1 PIND1	DDD0 PIND0	74 74
\$10 (\$30) \$0F (\$2F)	SPDR	F IIND/	LINDO	PINDO	1	ta Register	FINDZ	LINDI	LINDO	130
\$0F (\$2F) \$0E (\$2E)	SPSR	SPIF	WCOL	-	- SPI Da	a Negisiei	-	-	SPI2X	130
\$0D (\$2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	128
\$0C (\$2C)	UDR				1	Data Register			2	151
\$0B (\$2B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	152
\$0A (\$2A)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	153
\$09 (\$29)	UBRRL	-			USART Baud Ra					156
\$08 (\$28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	161
\$07 (\$27)	PORTE		-	-	-	-	PORTE2	PORTE1	PORTE0	74
\$06 (\$26)	DDRE	-	-	-	-	-	DDE2	DDE1	DDE0	74
\$05 (\$25)	PINE	-	-	-	-	-	PINE2	PINE1	PINE0	74
\$04 (\$24)	OSCCAL				Oscillator Cal	ibration Register				37
		LICADT -L-				1100011				

Notes: 1. Refer to the USART description for details on how to access UBRRH and UCSRC.

2. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

■ ATmega8515(L)

3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.





Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND I	OGIC INSTRUCTIONS	S			·
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	$Rdh:Rdl \leftarrow Rdh:Rdl + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd v Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← \$FF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← \$FF	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUC	TIONS				
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Direct Subroutine Call	PC ← k	None	4
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if $(P(b)=0)$ PC \leftarrow PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V= 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1/2
21.40					

BRID K Branch if Interrupt Disabled If (I DATA TRANSFE INSTRUCTIONS	= 1) then PC ← PC + k + 1 = 0) then PC ← PC + k + 1 ← Rr 1:Rd ← Rr+1:Rr ← K ← (X) ← (X), X ← X + 1 - X - 1, Rd ← (X) ← (Y) ← (Y), Y ← Y + 1 - Y - 1, Rd ← (Y) ← (Z), Z ← Z + 1 - Z - 1, Rd ← (Z) ← (Z), Z ← Z + 1 - Z - 1, Rd ← (Z) ← (Z), Z ← Z + 1 - Z - 1, Rd ← (Z) ← (Z), Z ← X + 1 - X - 1, (X) ← Rr ← Rr, X ← X + 1 - X - 1, (X) ← Rr ← Rr, Y ← Y + 1 - Y - 1, (Y) ← Rr	None	1/2 1/2 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2
Branch if Interrupt Disabled	= 0) then PC ← PC + k + 1 ← Rr 1:Rd ← Rr+1:Rr ← K ← (X) ← (X), X ← X + 1 - X - 1, Rd ← (X) ← (Y), Y ← Y + 1 - Y - 1, Rd ← (Y) ← (Y - Q) ← (Y - Q - Q) ← (X - Q - Q)	None None	1/2 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MAT TRANSFER INSTRUCTIONS MOV Rd, Rr Move Between Registers Rd MOVW Rd, Rr Copy Register Word Rd LDI Rd, K Load Immediate Rd LD Rd, X Load Indirect and Post-Inc. Rd LD Rd, X+ Load Indirect and Pre-Dec. X ← LD Rd, Y Load Indirect and Pre-Dec. X ← LD Rd, Y+ Load Indirect and Post-Inc. Rd LD Rd, Y+ Load Indirect and Pre-Dec. Y ← LD Rd, Y+ Load Indirect with Displacement Rd LD Rd, Y+ Load Indirect and Pre-Dec. Y ← LD Rd, Z+ Load Indirect and Post-Inc. Rd LD Rd, Z+ Load Indirect and Pre-Dec. Z ← LDD Rd, Z+q Load Indirect and Pre-Dec. Z ← LDD Rd, Z+q Load Indirect and Pre-Dec. Z ← LDD Rd, X+ Load Indirect and Pre-Dec. X ← ST X, Rr St	\leftarrow Rr 1:Rd ← Rr+1:Rr ← K ← (X) ← (X), X ← X + 1 · X - 1, Rd ← (X) ← (Y), Y ← Y + 1 · Y - 1, Rd ← (Y) ← (Y - 1), Rd ← (Y - 1) ← (X - 1), Rd ← (X - 1) ← (X - 1), Rd ← (X - 1) ← (X - 1), Rd ← (X - 1) ← (X - 1), (X - 1) ← (X	None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
MOVW Rd, Rr Copy Register Word Rd+ LDI Rd, K Load Immediate Rd LD Rd, X Load Indirect Rd- LD Rd, X+ Load Indirect Rd- LD Rd, Y+ Load Indirect and Pre-Dec. X ← LD Rd, Y+ Load Indirect and Pre-Dec. Y ← LD Rd, Y+ Load Indirect and Pre-Dec. Y ← LD Rd, Y+ Load Indirect and Pre-Dec. Y ← LD Rd, Y+ Load Indirect with Displacement Rd- LD Rd, Z+ Load Indirect with Displacement Rd- LD Rd, Z+ Load Indirect with Displacement Rd- LD Rd, Z-q Load Indirect with Displacement Rd- LDD Rd, Z-q Load Indirect with Displacement Rd- LDD Rd, K Load Direct from SRAM Rd ST X, Rr Store Indirect and Pre-Dec. X ← ST X, Rr Store Indirect and Pre-Dec. X ← <t< td=""><td>1:Rd ← Rr+1:Rr ← K ← (X) ← (X), X ← X + 1 \cdot X - 1, Rd ← (X) ← (Y) ← (Y), Y ← Y + 1 \cdot Y - 1, Rd ← (Y) ← (Y + q) ← (Z), Z ← Z + 1 \cdot Z - 1, Rd ← (Z) ← (Z), Z ← \cdot X + 1 \cdot X - 1, (X) ← Rr ← Rr, X ← X + 1 \cdot X - 1, (X) ← Rr ← Rr, Y ← Y + 1</td><td>None None None None None None None None</td><td>1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td></t<>	1:Rd ← Rr+1:Rr ← K ← (X) ← (X), X ← X + 1 \cdot X - 1, Rd ← (X) ← (Y) ← (Y), Y ← Y + 1 \cdot Y - 1, Rd ← (Y) ← (Y + q) ← (Z), Z ← Z + 1 \cdot Z - 1, Rd ← (Z) ← (Z), Z ← \cdot X + 1 \cdot X - 1, (X) ← Rr ← Rr, X ← X + 1 \cdot X - 1, (X) ← Rr ← Rr, Y ← Y + 1	None None None None None None None None	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
DI	← K ← (X) ← (X), X ← X + 1 \cdot X - 1, Rd ← (X) ← (Y) ← (Y), Y ← Y + 1 \cdot Y - 1, Rd ← (Y) ← (Y + q) ← (Z), Z ← Z + 1 \cdot Z - 1, Rd ← (Z) ← (Z + Q) ← (K) ← Rr ← Rr, X ← X + 1 \cdot X - 1, (X) ← Rr ← Rr, Y ← Y + 1	None None None None None None None None	1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD Rd, X Load Indirect Rd d LD Rd, X+ Load Indirect and Post-Inc. Rd d LD Rd, X Load Indirect and Post-Inc. X ← LD Rd, Y Load Indirect and Post-Inc. Rd d LD Rd, Y+ Load Indirect and Post-Inc. Y ← LD Rd, Y+ Load Indirect and Post-Inc. Rd d LD Rd, Z+ Load Indirect and Post-Inc. Rd d LD Rd, Z+ Load Indirect and Post-Inc. Rd d LD Rd, Z+ Load Indirect and Post-Inc. Rd d LD Rd, Z+ Load Indirect and Post-Inc. Rd d LDD Rd, Z+q Load Indirect of m SRAM Rd d LDS Rd, k Load Direct from SRAM Rd d ST X, Rr Store Indirect and Post-Inc. (X) ST X, Rr Store Indirect and Post-Inc. (X) ST Y, Rr Store Indirect and Post-Inc. (Y) ST Y+, Rr Store Indirect and Post-Inc. (Y)	$ \begin{array}{l} \leftarrow (X) \\ \leftarrow (X), X \leftarrow X + 1 \\ \rightarrow X - 1, Rd \leftarrow (X) \\ \leftarrow (Y) \\ \leftarrow (Y), Y \leftarrow Y + 1 \\ \rightarrow Y - 1, Rd \leftarrow (Y) \\ \leftarrow (Z), Z \leftarrow Z + 1 \\ \rightarrow Z - 1, Rd \leftarrow (Z) \\ \leftarrow (Z), Z \leftarrow Z + 1 \\ \rightarrow Z - 1, Rd \leftarrow (Z) \\ \leftarrow (Z + Q) \\ \leftarrow (R) \\ \leftarrow (R) \\ \leftarrow Rr \\ \leftarrow Rr, X \leftarrow X + 1 \\ \rightarrow X - 1, (X) \leftarrow Rr \\ \leftarrow Rr, Y \leftarrow Y + 1 \\ \end{array} $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD Rd, X+ Load Indirect and Post-Inc. Rd of A LD Rd, Y Load Indirect and Pre-Dec. X ← LD Rd, Y Load Indirect and Post-Inc. Rd ← LD Rd, Y+ Load Indirect and Post-Inc. Rd ← LD Rd, Y+ Load Indirect and Post-Inc. Rd ← LD Rd, Y+q Load Indirect and Post-Inc. Rd ← LD Rd, Z+ Load Indirect and Post-Inc. Rd ← LD Rd, Z+ Load Indirect and Post-Inc. Rd ← LD Rd, Z+ Load Indirect with Displacement Rd ← LDS Rd, k Load Indirect with Displacement Rd ← LDS Rd, k Load Indirect with Displacement Rd ← LDS Rd, k Load Indirect with Displacement Rd ← LDS Rd, k Load Direct from SRAM Rd ← ST X, Rr Store Indirect and Post-Inc. (X) ← ST X, Rr Store Indirect and Post-Inc. (X) ← ST Y, Rr Store Indirect an	$ (-(X), X \leftarrow X + 1) $ $ (-(X), X \leftarrow X + 1) $ $ (-(Y), C \leftarrow (Y) $ $ (-(Y), Y \leftarrow Y + 1) $ $ (-(Y + q) $ $ (-(Z), Z \leftarrow Z + 1) $ $ (-(Z), Z \leftarrow Z + 1) $ $ (-(Z + q) $ $ (-(Z + q) $ $ (-(K), C \leftarrow (K) $ $ (-(K), C \leftarrow (K), C \leftarrow (K) $ $ (-(K), C \leftarrow (K), C \leftarrow (K) $ $ (-(K), C \leftarrow (K), C \leftarrow (K), C \leftarrow (K) $ $ (-(K), C \leftarrow (K), C \leftarrow (K)$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD Rd, -X Load Indirect and Pre-Dec. X ← LD Rd, Y Load Indirect Rd ⋅ Rd	$X - 1$, $Rd \leftarrow (X)$ $\leftarrow (Y)$ $\leftarrow (Y)$, $Y \leftarrow Y + 1$ $Y - 1$, $Rd \leftarrow (Y)$ $\leftarrow (Y + q)$ $\leftarrow (Z)$, $Z \leftarrow Z + 1$ $Z - 1$, $Rd \leftarrow (Z)$ $\leftarrow (Z + q)$ $\leftarrow (X + q)$ $\leftarrow $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD Rd, Y Load Indirect Rd d LD Rd, Y+ Load Indirect and Post-Inc. Rd d LD Rd, Y+ Load Indirect and Pre-Dec. Y ← LDD Rd, Y+q Load Indirect with Displacement Rd d LD Rd, Z Load Indirect and Post-Inc. Rd d LD Rd, Z+ Load Indirect and Post-Inc. Rd d LD Rd, Z+q Load Indirect and Post-Inc. Rd d LDD Rd, Z+q Load Indirect with Displacement Rd d LDS Rd, k Load Direct from SRAM Rd ST X, Rr Store Indirect and Post-Inc. (X)4 ST X, Rr Store Indirect and Pre-Dec. X ← ST Y, Rr Store Indirect and Post-Inc. (Y)5 ST Y, Rr Store Indirect and Pre-Dec. Y ← ST Y, Rr Store Indirect and Pre-Dec. Y ← ST Y, Rr Store Indirect with Displacement (Y + ST Z, Rr Store Indirect with Displacement	$ \begin{array}{l} \leftarrow (Y) \\ \leftarrow (Y), Y \leftarrow Y + 1 \\ - (Y - 1, Rd \leftarrow (Y)) \\ \leftarrow (Y + q) \\ \leftarrow (Z) \\ \leftarrow (Z), Z \leftarrow Z + 1 \\ - (Z - 1, Rd \leftarrow (Z)) \\ \leftarrow (Z + q) \\ \leftarrow (k) \\ \leftarrow Rr \\ \leftarrow Rr, X \leftarrow X + 1 \\ - (X - 1, (X) \leftarrow Rr) \\ \leftarrow Rr \\ \leftarrow Rr, Y \leftarrow Y + 1 \end{array} $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2
LD Rd, Y+ Load Indirect and Post-Inc. Rd LD Rd, -Y Load Indirect and Pre-Dec. Y ← LDD Rd, Yq Load Indirect with Displacement Rd ← LD Rd, Z Load Indirect Rd ← LD Rd, Z+ Load Indirect and Post-Inc. Rd ← LD Rd, Z+ Load Indirect with Displacement Rd ← LDD Rd, Z+q Load Indirect with Displacement Rd ← LDS Rd, k Load Indirect with Displacement Rd ← LDS Rd, k Load Indirect with Displacement (X) ← ST X, Rr Store Indirect and Post-Inc. (X) ← ST X, Rr Store Indirect and Pre-Dec. X ← ST Y, Rr Store Indirect and Pre-Dec. Y ← ST Y+, Rr Store Indirect and Pre-Dec. Y ← ST Y+, Rr Store Indirect with Displacement (Y) ← ST Z, Rr Store Indirect and Post-Inc. (Z) ← ST Z+, Rr Store Indirect and P	$\leftarrow (Y), Y \leftarrow Y + 1$ $(Y) - 1, Rd \leftarrow (Y)$ $\leftarrow (Y + q)$ $\leftarrow (Z)$ $\leftarrow (Z), Z \leftarrow Z + 1$ $(Z) - 1, Rd \leftarrow (Z)$ $\leftarrow (Z + q)$ $\leftarrow (R)$ $\leftarrow (R)$ $\leftarrow Rr$ $\leftarrow Rr, X \leftarrow X + 1$ $- X - 1, (X) \leftarrow Rr$ $\leftarrow Rr, Y \leftarrow Y + 1$	None None None None None None None None	2 2 2 2 2 2 2 2 2
LD Rd, -Y Load Indirect and Pre-Dec. Y ← LDD Rd, Y+q Load Indirect with Displacement Rd d LD Rd, Z Load Indirect and Post-Inc. Rd d LD Rd, Z+ Load Indirect and Pre-Dec. Z ← LD Rd, Z+ Load Indirect and Pre-Dec. Z ← LDD Rd, Z+q Load Indirect with Displacement Rd LDS Rd, k Load Direct from SRAM Rd ST X, Rr Store Indirect (X)A ST X, Rr Store Indirect and Post-Inc. (X)A ST -X, Rr Store Indirect and Pre-Dec. X ← ST -X, Rr Store Indirect and Post-Inc. (Y)A ST -Y, Rr Store Indirect and Post-Inc. (Y)A ST -Y, Rr Store Indirect and Pre-Dec. Y ← STD -Y+q.Rr Store Indirect with Displacement (Y + ST -Z+Rr Store Indirect and Post-Inc. (Z)A ST -Z+Rr Store Indirect with Displacement	$\begin{array}{l} (-Y-1), Rd \leftarrow (Y) \\ (-(Y+q)) \\ (-(Z)) \\ (-(Z), Z \leftarrow Z+1) \\ (-(Z), Z \leftarrow Z+1) \\ (-(Z+q)) \\ (-(Z+q)) \\ (-(K)) \\ (-(R+q)) \\ (-(R+q))$	None None None None None None None None	2 2 2 2 2 2 2 2
LDD Rd,Y+q Load Indirect with Displacement Rd d LD Rd, Z Load Indirect Rd d LD Rd, Z+ Load Indirect and Post-Inc. Rd d LD Rd, Z+ Load Indirect and Pre-Dec. Z ← LDD Rd, Z+q Load Indirect with Displacement Rd d LDS Rd, k Load Direct from SRAM Rd ST X, Rr Store Indirect (X) ST X, Rr Store Indirect and Post-Inc. (X) ST -X, Rr Store Indirect and Pre-Dec. X ← ST -X, Rr Store Indirect and Post-Inc. (Y) ST -Y, Rr Store Indirect and Post-Inc. (Y) ST -Y, Rr Store Indirect and Pre-Dec. Y ← ST -Y, Rr Store Indirect and Post-Inc. (Z) ST -Z, Rr Store Indirect and Post-Inc. (Z) ST -Z, Rr Store Indirect and Pre-Dec. Z ← ST -Z, Rr Store Indirect and Pre-Dec. Z ← <td>$\leftarrow (Y + q)$ $\leftarrow (Z)$ $\leftarrow (Z), Z \leftarrow Z + 1$ $= Z - 1, Rd \leftarrow (Z)$ $\leftarrow (Z + q)$ $\leftarrow (k)$ $\leftarrow Rr$ $\leftarrow Rr, X \leftarrow X + 1$ $= X - 1, (X) \leftarrow Rr$ $\leftarrow Rr$ $\leftarrow Rr, Y \leftarrow Y + 1$</td> <td>None None None None None None None None</td> <td>2 2 2 2 2 2 2</td>	$\leftarrow (Y + q)$ $\leftarrow (Z)$ $\leftarrow (Z), Z \leftarrow Z + 1$ $= Z - 1, Rd \leftarrow (Z)$ $\leftarrow (Z + q)$ $\leftarrow (k)$ $\leftarrow Rr$ $\leftarrow Rr, X \leftarrow X + 1$ $= X - 1, (X) \leftarrow Rr$ $\leftarrow Rr$ $\leftarrow Rr, Y \leftarrow Y + 1$	None None None None None None None None	2 2 2 2 2 2 2
LD Rd, Z Load Indirect Rd d LD Rd, Z+ Load Indirect and Post-Inc. Rd d LD Rd, -Z Load Indirect and Pre-Dec. Z ← LDD Rd, Z+ Q Load Indirect with Displacement Rd LDS Rd, k Load Direct from SRAM Rd ST X, Rr Store Indirect (X) ST X+, Rr Store Indirect and Post-Inc. (X) ST X+, Rr Store Indirect and Pre-Dec. X ← ST Y, Rr Store Indirect and Pre-Dec. X ← ST Y+, Rr Store Indirect and Pre-Dec. Y ← ST Y+, Rr Store Indirect and Pre-Dec. Y ← ST Y+, Rr Store Indirect and Pre-Dec. Y ← ST Y+, Rr Store Indirect and Pre-Dec. Y ← ST Z, Rr Store Indirect and Pre-Dec. Z ← ST Z, Rr Store Indirect and Pre-Dec. Z ← ST Z, Rr Store Indirect and Pre-Dec. Z ←	$\leftarrow (Z)$ $\leftarrow (Z), Z \leftarrow Z+1$ $= (Z-1, Rd \leftarrow (Z))$ $\leftarrow (Z+q)$ $\leftarrow (k)$ $\leftarrow Rr$ $\leftarrow Rr, X \leftarrow X+1$ $= (X-1, (X) \leftarrow Rr)$ $\leftarrow Rr, Y \leftarrow Y+1$	None None None None None None None None	2 2 2 2 2
LD Rd, Z+ Load Indirect and Post-Inc. Rd d LD Rd, Z Load Indirect and Pre-Dec. Z ← LDD Rd, Z+q Load Indirect with Displacement Rd d LDS Rd, k Load Direct from SRAM Rd ST X, Rr Store Indirect (X) d ST X+, Rr Store Indirect and Post-Inc. (X) d ST -X, Rr Store Indirect and Pre-Dec. X ← ST -Y, Rr Store Indirect and Pre-Dec. X ← ST -Y+, Rr Store Indirect and Pre-Dec. Y ← ST -Y+, Rr Store Indirect and Pre-Dec. Y ← STD -Y+q, Rr Store Indirect with Displacement (Y + ST -Z, Rr Store Indirect and Pre-Dec. Z ← ST -Z, Rr Store Indirect and Pre-Dec. Z ← ST -Z, Rr Store Indirect and Pre-Dec. Z ← STD -Z+q, Rr Store Indirect with Displacement (Z) ← STD -Z+q, Rr Store Indirect with Displacem	$\leftarrow (Z), Z \leftarrow Z+1$ $Z - 1, Rd \leftarrow (Z)$ $\leftarrow (Z + q)$ $\leftarrow (k)$ $\leftarrow Rr$ $\leftarrow Rr, X \leftarrow X + 1$ $-X - 1, (X) \leftarrow Rr$ $\leftarrow Rr, Y \leftarrow Y + 1$	None None None None None None None	2 2 2 2
LDD Rd, Z+q Load Indirect with Displacement Rd of Rd LDS Rd, k Load Direct from SRAM Rd ST X, Rr Store Indirect (X) of Store Indirect ST X+, Rr Store Indirect and Post-Inc. (X) of Store Indirect and Pre-Dec. ST -X, Rr Store Indirect and Pre-Dec. X of Store Indirect and Pre-Dec. ST Y+, Rr Store Indirect and Pre-Dec. Y of Store Indirect and Pre-Dec. ST -Y, Rr Store Indirect and Pre-Dec. Y of Store Indirect and Pre-Dec. ST 2, Rr Store Indirect and Pre-Dec. (Z) of Store Indirect and Pre-Dec. ST 2, Rr Store Indirect and Pre-Dec. Z of Store Indirect and Pre-Dec. ST -Z, Rr Store Indirect and Pre-Dec. Z of Store Indirect and Pre-Dec. ST -Z, Rr Store Indirect with Displacement (Z) of Store Indirect and Pre-Dec. ST -Z, Rr Store Indirect with Displacement (Z) of Store Indirect and Pre-Dec. ST -Z, Rr Store Indirect with Displacement (Z) of Store Direct to SRAM (K) of Store Direct to SRAM <tr< td=""><td>$\leftarrow (Z + q)$ $\leftarrow (k)$ $\leftarrow Rr$ $\leftarrow Rr, X \leftarrow X + 1$ $-X - 1, (X) \leftarrow Rr$ $\leftarrow Rr$ $\leftarrow Rr, Y \leftarrow Y + 1$</td><td>None None None</td><td>2</td></tr<>	$\leftarrow (Z + q)$ $\leftarrow (k)$ $\leftarrow Rr$ $\leftarrow Rr, X \leftarrow X + 1$ $-X - 1, (X) \leftarrow Rr$ $\leftarrow Rr$ $\leftarrow Rr, Y \leftarrow Y + 1$	None None None	2
LDS Rd, k Load Direct from SRAM Rd ST X, Rr Store Indirect (X) ≪ ST X+, Rr Store Indirect and Post-Inc. (X) ≪ ST -X, Rr Store Indirect and Pre-Dec. X ← ST -Y, Rr Store Indirect and Pre-Dec. (Y) ≪ ST -Y, Rr Store Indirect and Pre-Dec. (Y ← STD -Y, Rr Store Indirect and Pre-Dec. (Y ← STD -Y, Rr Store Indirect with Displacement (Y ← ST -Z, Rr Store Indirect and Pre-Dec. (Z ← ST -Z, Rr Store Indirect and Pre-Dec. -Z ← ST -Z, Rr Store Indirect with Displacement (Z ← STD -Z+q.Rr Store Indirect with Displacement (Z ← STD -Z+q.Rr Store Indirect with Displacement (Z ← STS k, Rr Store Direct to SRAM (k) ← LPM Rd, Z Load Program Memory Rd ← LPM Rd, Z + Load Program Memory	$\leftarrow (k)$ $\leftarrow Rr$ $\leftarrow Rr, X \leftarrow X + 1$ $\leftarrow X - 1, (X) \leftarrow Rr$ $\leftarrow Rr$ $\leftarrow Rr, Y \leftarrow Y + 1$	None None	2
ST X, Rr Store Indirect (X) A ST X+, Rr Store Indirect and Post-Inc. (X) A ST -X, Rr Store Indirect and Pre-Dec. X ← ST Y, Rr Store Indirect and Pre-Dec. (Y) A ST Y+, Rr Store Indirect and Pre-Dec. Y ← STD Y+q,Rr Store Indirect with Displacement (Y + ST Z, Rr Store Indirect with Displacement (Z) A ST Z+q,Rr Store Indirect and Pres-Dec. Z ← ST Z+q,Rr Store Indirect with Displacement (Z) A ST Z+q,Rr Store Indirect and Pres-Dec. Z ← ST Z+q,Rr Store Indirect with Displacement (Z ← ST Z+q,Rr Store Indirect with Displacement (Z ← STD Z+q,Rr Store Indirect with Displacement (Z ← STD Z+q,Rr Store Indirect with Displacement (Z ← STS k, Rr Store Indirect with Displacement (Z ← STS k, Rr <	$\leftarrow Rr$ $\leftarrow Rr, X \leftarrow X + 1$ $\leftarrow X - 1, (X) \leftarrow Rr$ $\leftarrow Rr$ $\leftarrow Rr, Y \leftarrow Y + 1$	None None	
ST X+, Rr Store Indirect and Post-Inc. (X) ST -X, Rr Store Indirect and Pre-Dec. X ← ST Y, Rr Store Indirect (Y) ST Y+, Rr Store Indirect and Post-Inc. (Y) ST -Y, Rr Store Indirect and Pre-Dec. Y ← STD -Y+q,Rr Store Indirect with Displacement (Y + ST 2, Rr Store Indirect and Post-Inc. (Z) ← ST 2+q,Rr Store Indirect and Pre-Dec. Z ← ST 2-q,Rr Store Indirect with Displacement (Z) ← STD 2+q,Rr Store Indirect and Pre-Dec. Z ← STD 2-q,Rr Store Indirect with Displacement (Z) ← STD 2-q,Rr Store Indirect with Displacement (Z) ← STS k, Rr Store Indirect with Displacement (Z) ← LPM Rd,Z Load Program Memory R0 LPM Rd,Z Load Program Memory R0 LPM Rd,Z+ Load Program Memory <	$\leftarrow Rr, X \leftarrow X + 1$ $\leftarrow X - 1, (X) \leftarrow Rr$ $\leftarrow Rr$ $\leftarrow Rr, Y \leftarrow Y + 1$	None	
ST - X, Rr Store Indirect and Pre-Dec. X ← ST Y, Rr Store Indirect (Y) ← ST Y+, Rr Store Indirect and Post-Inc. (Y) ← ST -Y, Rr Store Indirect and Pre-Dec. Y ← STD Y+q,Rr Store Indirect with Displacement (Y + ST Z, Rr Store Indirect with Displacement (Z) ← ST Z+q, Rr Store Indirect and Post-Inc. (Z) ← ST -Z, Rr Store Indirect and Pre-Dec. Z ← STD Z+q,Rr Store Indirect with Displacement (Z ← STD Z+q,Rr Store Indirect with Displacement (Z ← STS k, Rr Store Direct to SRAM (k) ← LPM Load Program Memory R0 ← LPM Rd, Z Load Program Memory R0 ← LPM Rd, Z+ Load Program Memory and Post-Inc Rd ← SPM Store Program Memory Rd ← OUT P, Rr Out Port Rd ← PUSH	$(X - 1, (X) \leftarrow Rr)$ $(\leftarrow Rr)$ $(\leftarrow Rr, Y \leftarrow Y + 1)$		2
ST Y, Rr Store Indirect (Y) 4 ST Y+, Rr Store Indirect and Post-Inc. (Y) 4 ST -Y, Rr Store Indirect and Pre-Dec. Y ← STD Y+q,Rr Store Indirect with Displacement (Y + ST Z, Rr Store Indirect and Post-Inc. (Z) 4 ST Z+, Rr Store Indirect and Post-Inc. Z ← STD Z+q,Rr Store Indirect and Pre-Dec. Z ← STD Z+q,Rr Store Indirect with Displacement (Z + STS k, Rr Store Indirect with Displacement (Z + STS k, Rr Store Direct to SRAM (k) ← LPM Load Program Memory R0 ← LPM Rd, Z Load Program Memory R0 ← LPM Rd, Z+ Load Program Memory and Post-Inc Rd ← SPM Store Program Memory (Z) ← IN Rd, P In Port Rd ← OUT P, Rr Out Port P ← PUSH Rr Pus	← Rr ← Rr, Y ← Y + 1	None	2
ST Y+, Rr Store Indirect and Post-Inc. (Y) ST -Y, Rr Store Indirect and Pre-Dec. Y STD Y+q,Rr Store Indirect with Displacement (Y + ST Z, Rr Store Indirect and Post-Inc. (Z) ST Z+, Rr Store Indirect and Pre-Dec. Z STD Z+q,Rr Store Indirect with Displacement (Z + STD Z+q,Rr Store Indirect with Displacement (Z + STS k, Rr Store Direct to SRAM (k) LPM Load Program Memory R0 LPM Rd, Z Load Program Memory R0 LPM Rd, Z + Load Program Memory and Post-Inc R0 SPM Store Program Memory (Z) IN Rd, P In Port R0 OUT P, Rr Out Port P PUSH Rr Push Register on Stack STA POP Rd Pop Register from Stack Rd BIT AND BIT-TEST INSTRUCTIONS Set Bit in I	\leftarrow Rr, Y \leftarrow Y + 1	Manage	2
ST -Y, Rr Store Indirect and Pre-Dec. Y ← STD Y+q,Rr Store Indirect with Displacement (Y + ST Z, Rr Store Indirect (Z) ← ST Z+, Rr Store Indirect and Post-Inc. (Z) ← ST -Z, Rr Store Indirect and Pre-Dec. Z ← STD Z+q,Rr Store Indirect with Displacement (Z + STS k, Rr Store Direct to SRAM (k) ← LPM Load Program Memory R0 ← LPM Rd, Z Load Program Memory R0 ← LPM Rd, Z + Load Program Memory R0 ← LPM Rd, Z + Load Program Memory R0 ← SPM Store Program Memory R0 ← IN Rd, P In Port R0 ← OUT P, Rr Out Port P ← PUSH Rr Push Register on Stack STA POP Rd Pop Register from Stack Rd ← BIT AND BIT-TEST INSTRUCTIONS SBI P,b <		None	2
STD Y+q,Rr Store Indirect with Displacement (Y+ST) ST Z, Rr Store Indirect (Z) ST Z+, Rr Store Indirect and Post-Inc. (Z) ST -Z, Rr Store Indirect and Pre-Dec. Z← STD Z+q,Rr Store Indirect with Displacement (Z+ STS k, Rr Store Direct to SRAM (k) ← LPM Load Program Memory R0 ← LPM Rd, Z Load Program Memory Rd ← LPM Rd, Z+ Load Program Memory and Post-Inc Rd ← SPM Store Program Memory (Z) ← IN Rd, P In Port Rd ← OUT P, Rr Out Port P← PUSH Rr Push Register on Stack STA POP Rd Pop Register from Stack Rd ← BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(I CBI P,b Clear Bit in I/O Register Rd LSL Rd	· 1 - 1, (1) ← KI	None None	2
ST Z, Rr Store Indirect (Z) ST Z+, Rr Store Indirect and Post-Inc. (Z) ST -Z, Rr Store Indirect and Pre-Dec. Z ← STD Z+q,Rr Store Indirect with Displacement (Z + STS k, Rr Store Direct to SRAM (k) ← LPM Load Program Memory R0 ← LPM Rd, Z Load Program Memory Rd ← LPM Rd, Z + Load Program Memory and Post-Inc Rd ← SPM Store Program Memory (Z) ← IN Rd, P In Port Rd ← OUT P, Rr Out Port P ← PUSH Rr Push Register on Stack STA POP Rd Pop Register from Stack Rd ← BIT AND BIT-TEST INSTRUCTIONS SBI P,b Clear Bit in I/O Register I/O(I CBI P,b Clear Bit in I/O Register Rd LSL Rd Logical Shift Left Rd(I LSR Rd Rotate Le	(q) ← Rr	None	2
ST Z+, Rr Store Indirect and Post-Inc. (Z) ← ST -Z, Rr Store Indirect and Pre-Dec. Z ← STD Z+q,Rr Store Indirect with Displacement (Z + STS k, Rr Store Direct to SRAM (k) ← LPM Load Program Memory R0 ← LPM Rd, Z Load Program Memory Rd ← LPM Rd, Z+ Load Program Memory and Post-Inc Rd ← SPM Store Program Memory (Z) ← IN Rd, P In Port Rd ← OUT P, Rr Out Port P ← PUSH Rr Push Register on Stack STA POP Rd Pop Register from Stack Rd ← BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(I) CBI P,b Clear Bit in I/O Register I/O(I) LSL Rd Logical Shift Left Rd(I) LSR Rd Logical Shift Right Rd(I) ROR Rd <t< td=""><td></td><td>None</td><td>2</td></t<>		None	2
ST -Z, Rr Store Indirect and Pre-Dec. Z <	\leftarrow Rr, Z \leftarrow Z + 1	None	2
STS k, Rr Store Direct to SRAM (k) € LPM Load Program Memory R0 € LPM Rd, Z Load Program Memory Rd € LPM Rd, Z+ Load Program Memory and Post-Inc Rd € SPM Store Program Memory (Z) € IN Rd, P In Port Rd € OUT P, Rr Out Port P € PUSH Rr Push Register on Stack STA POP Rd Pop Register from Stack Rd € BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(I CBI P,b Clear Bit in I/O Register I/O(I I/O(I LSL Rd Logical Shift Left Rd(I LSR Rd Logical Shift Right Rd(I ROL Rd Rotate Left Through Carry Rd(I ROR Rd Rotate Right Through Carry Rd(I ASR Rd Arithmetic Shift Right Rd(I SWAP Rd Swa	Z - 1, (Z) ← Rr	None	2
LPM Load Program Memory R0 € LPM Rd, Z Load Program Memory Rd € LPM Rd, Z+ Load Program Memory and Post-Inc Rd € SPM Store Program Memory (Z) € IN Rd, P In Port Rd € OUT P, Rr Out Port P ← PUSH Rr Push Register on Stack STA POP Rd Pop Register from Stack Rd € BIT AND BIT-TEST INSTRUCTIONS SEBI P,b Set Bit in I/O Register I/O(I CBI P,b Clear Bit in I/O Register I/O(I LSL Rd Logical Shift Left Rd(I LSR Rd Logical Shift Right Rd(I ROL Rd Rotate Left Through Carry Rd(I ROR Rd Rotate Right Through Carry Rd(I ASR Rd Arithmetic Shift Right Rd(I SWAP Rd Swap Nibbles Rd(I	q) ← Rr	None	2
LPM Rd, Z Load Program Memory Rd of Action LPM Rd, Z+ Load Program Memory and Post-Inc Rd of Action SPM Store Program Memory (Z) of Action IN Rd, P In Port Rd of Action OUT P, Rr Out Port P of Action PUSH Rr Push Register on Stack STA POP Rd Pop Register from Stack Rd of Action BIT AND BIT-TEST INSTRUCTIONS Set Bit in I/O Register I/O(I CBI P,b Set Bit in I/O Register I/O(I LSL Rd Logical Shift Left Rd(I LSL Rd Logical Shift Left Rd(I LSR Rd Logical Shift Right Rd(I ROL Rd Rotate Left Through Carry Rd(I ROR Rd Rotate Right Through Carry Rd(I ASR Rd Arithmetic Shift Right Rd(I SWAP Rd Swap Nibbles Rd(I	– Rr	None	2
LPM Rd, Z+ Load Program Memory and Post-Inc Rd of SPM SPM Store Program Memory (Z) of SPM IN Rd, P In Port Rd of SPM OUT P, Rr Out Port P of SPM PUSH Rr Push Register on Stack STA POP Rd Pop Register from Stack Rd of SPM BIT AND BIT-TEST INSTRUCTIONS Set Bit in I/O Register I/O(I CBI P,b Set Bit in I/O Register I/O(I CBI P,b Clear Bit in I/O Register I/O(I LSL Rd Logical Shift Left Rd(r LSR Rd Logical Shift Right Rd(r ROL Rd Rotate Left Through Carry Rd(r ROR Rd Rotate Right Through Carry Rd(r ASR Rd Arithmetic Shift Right Rd(r SWAP Rd Swap Nibbles Rd(r	← (Z)	None	3
SPM Store Program Memory (Z) ← IN Rd, P In Port Rd ← OUT P, Rr Out Port P ← PUSH Rr Push Register on Stack STA POP Rd Pop Register from Stack Rd ← BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(I CBI P,b Clear Bit in I/O Register I/O(I LSL Rd Logical Shift Left Rd(r LSR Rd Logical Shift Right Rd(r ROL Rd Rotate Left Through Carry Rd(f ROR Rd Rotate Right Through Carry Rd(f ASR Rd Arithmetic Shift Right Rd(f SWAP Rd Swap Nibbles Rd(f	← (Z)	None	3
IN Rd, P In Port Rd d OUT P, Rr Out Port P ← PUSH Rr Push Register on Stack STA POP Rd Pop Register from Stack Rd d BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(I CBI P,b Clear Bit in I/O Register I/O(I LSL Rd Logical Shift Left Rd(r LSR Rd Logical Shift Right Rd(r ROL Rd Rotate Left Through Carry Rd(r ROR Rd Rotate Right Through Carry Rd(r ASR Rd Arithmetic Shift Right Rd(r SWAP Rd Swap Nibbles Rd(s)	← (Z), Z ← Z+1	None	3
OUT P, Rr Out Port P ← PUSH Rr Push Register on Stack STA POP Rd Pop Register from Stack Rd ← BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(I CBI P,b Clear Bit in I/O Register I/O(I LSL Rd Logical Shift Left Rd(r LSR Rd Logical Shift Right Rd(r ROL Rd Rotate Left Through Carry Rd(r ROR Rd Rotate Right Through Carry Rd(r ASR Rd Arithmetic Shift Right Rd(r SWAP Rd Swap Nibbles Rd(s)	← R1:R0	None	-
PUSH Rr Push Register on Stack STA POP Rd Pop Register from Stack Rd BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(I CBI P,b Clear Bit in I/O Register I/O(I LSL Rd Logical Shift Left Rd(r LSR Rd Logical Shift Right Rd(r ROL Rd Rotate Left Through Carry Rd(r ROR Rd Rotate Right Through Carry Rd(r ASR Rd Arithmetic Shift Right Rd(r SWAP Rd Swap Nibbles Rd(s)		None	1
POP Rd Pop Register from Stack Rd BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(I CBI P,b Clear Bit in I/O Register I/O(I LSL Rd Logical Shift Left Rd(r LSR Rd Logical Shift Right Rd(r ROL Rd Rotate Left Through Carry Rd(r ROR Rd Rotate Right Through Carry Rd(r ASR Rd Arithmetic Shift Right Rd(r SWAP Rd Swap Nibbles Rd(3	· KI ·CK ← Rr	None None	2
BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register I/O(I CBI P,b Clear Bit in I/O Register I/O(I LSL Rd Logical Shift Left Rd(r LSR Rd Logical Shift Right Rd(r ROL Rd Rotate Left Through Carry Rd(r ROR Rd Rotate Right Through Carry Rd(r ASR Rd Arithmetic Shift Right Rd(r SWAP Rd Swap Nibbles Rd(3	← STACK	None	2
SBI P,b Set Bit in I/O Register I/O(I CBI P,b Clear Bit in I/O Register I/O(I LSL Rd Logical Shift Left Rd(r LSR Rd Logical Shift Right Rd(r ROL Rd Rotate Left Through Carry Rd(r ROR Rd Rotate Right Through Carry Rd(r ASR Rd Arithmetic Shift Right Rd(r SWAP Rd Swap Nibbles Rd(3	· · · · · · · · · · · · · · · · · · ·	110110	
LSL Rd Logical Shift Left Rd(r LSR Rd Logical Shift Right Rd(r ROL Rd Rotate Left Through Carry Rd(r ROR Rd Rotate Right Through Carry Rd(r ASR Rd Arithmetic Shift Right Rd(r SWAP Rd Swap Nibbles Rd(s)	P,b) ← 1	None	2
LSR Rd Logical Shift Right Rd(r ROL Rd Rotate Left Through Carry Rd(c ROR Rd Rotate Right Through Carry Rd(r ASR Rd Arithmetic Shift Right Rd(r SWAP Rd Swap Nibbles Rd(s)	P,b) ← 0	None	2
ROL Rd Rotate Left Through Carry Rd(f ROR Rd Rotate Right Through Carry Rd(r ASR Rd Arithmetic Shift Right Rd(r SWAP Rd Swap Nibbles Rd(s	$n+1$) \leftarrow Rd(n), Rd(0) \leftarrow 0	Z,C,N,V	1
ROR Rd Rotate Right Through Carry Rd(7) ASR Rd Arithmetic Shift Right Rd(r SWAP Rd Swap Nibbles Rd(3)	$(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ASR Rd Arithmetic Shift Right Rd(r SWAP Rd Swap Nibbles Rd(3	$0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
SWAP Rd Swap Nibbles Rd(3	7)←C,Rd(n)← Rd(n+1),C←Rd(0)	Z,C,N,V	1
	n) ← Rd(n+1), n=06	Z,C,N,V	1
	30)←Rd(74),Rd(74)←Rd(30)	None SDEC(s)	1
	$EG(s) \leftarrow 1$ $EG(s) \leftarrow 0$	SREG(s)	1
	Rr(b)	T	1
	(b) ← T	None	1
SEC Set Carry C ←		C	1
CLC Clear Carry C ←		С	1
SEN Set Negative Flag N ←	- 1	N	1
CLN Clear Negative Flag N ←	- 0	N	1
SEZ Set Zero Flag Z ←	· 1	Z	1
CLZ Clear Zero Flag Z ←		Z	1
SEI Global Interrupt Enable I ←	0	1	1
CLI Global Interrupt Disable I ← I	1	ı	1
SES Set Signed Test Flag S ← 01.0	1 0	S	1
CLS Clear Signed Test Flag S ← SEV Set Tues Complement Quarties V ←	0 1 0 1	S V	1
SEV Set Twos Complement Overflow. V ← CLV Clear Twos Complement Overflow V ←	0 1 0 1 -0	V	1
SET Set T in SREG T ←	0 1 0 1 1 0	T	
CLT Clear T in SREG T ←	0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 1 1 0 1 0 1 1 0 1 1 0 1 1 0 1		1
SEH Set Half Carry Flag in SREG H ←	0 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 1 1 1 1	T	1





Mnemonics	Operands	Description	Operation	Flags	#Clocks	
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1	
MCU CONTROL INSTRUCTIONS						
NOP		No Operation		None	1	
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1	
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1	

Ordering Information⁽¹⁾

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
8	2.7 - 5.5V	ATmega8515L-8AC	44A	Commercial
		ATmega8515L-8PC	40P6	(0°C to 70°C)
		ATmega8515L-8JC	44J	
		ATmega8515L-8MC	44M1	
		ATmega8515L-8AI	44A	Industrial
		ATmega8515L-8PI	40P6	(-40°C to 85°C)
		ATmega8515L-8JI	44J	
		ATmega8515L-8MI	44M1	
16	4.5 - 5.5V	ATmega8515-16AC	44A	Commercial
		ATmega8515-16PC	40P6	(0°C to 70°C)
		ATmega8515-16JC	44J	
		ATmega8515-16MC	44M1	
		ATmega8515-16AI	44A	Industrial
		ATmega8515-16PI	40P6	(-40°C to 85°C)
		ATmega8515-16JI	44J	
		ATmega8515-16MI	44M1	

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.


Package Type					
44A	44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)				
40P6	40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
44J	44-lead, Plastic J-Leaded Chip Carrier (PLCC)				
44M1	44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, Micro Lead Frame Package (MLF)				





Packaging Information

44A



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	11.75	12.00	12.25	
D1	9.90	10.00	10.10	Note 2
Е	11.75	12.00	12.25	
E1	9.90	10.00	10.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е		0.80 TYP		


Notes:


- 1. This package conforms to JEDEC reference MS-026, Variation ACB.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.


10/5/2001

	TITLE	DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	44A	В

40P6







Notes:

- 1. This package conforms to JEDEC reference MS-011, Variation AC.
- Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	4.826	
A1	0.381	_	_	
D	52.070	_	52.578	Note 2
E	15.240	_	15.875	
E1	13.462	_	13.970	Note 2
В	0.356	_	0.559	
B1	1.041	_	1.651	
L	3.048	_	3.556	
С	0.203	_	0.381	
eB	15.494	_	17.526	
е		2.540 TYF		

09/28/01




2325 Orchard Parkway San Jose, CA 95131 **TITLE 40P6**, 40-lead (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP)


DRAWING NO. REV. 40P6 B



<u>AIMEL</u>



44M1





Errata

The revision letter in this section refers to the revision of the ATmega8515 device.

ATmega8515(L) Rev. B

There are no errata for this revision of ATmega8515.

Data Sheet Change Log for ATmega8515

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

Changes from Rev. 2512A-04/02 to Rev. 2512B-09/02

1. Canged the Endurance on the Flash to 10,000 Write/Erase Cycles.

Changes from Rev. 2512B-09/02 to Rev. 2512C-10/02

- Added "Using all Locations of External Memory Smaller than 64 KB" on page 29.
- 2. Removed all TBD.
- 3. Added description about calibration values for 2, 4, and 8 MHz.
- 4. Added variation in frequency of "External Clock" on page 38.
- 5. Added note about V_{BOT}, Table 18 on page 44.
- 6. Updated about "Unconnected pins" on page 62.
- 7. Updated "16-bit Timer/Counter1" on page 95, Table 50 on page 117 and Table 51 on page 118.
- 8. Updated "Enter Programming Mode" on page 181, "Chip Erase" on page 181, Figure 77 on page 184, and Figure 78 on page 185.
- 9. Updated "Electrical Characteristics" on page 194, "External Clock Drive" on page 196, Table 95 on page 196 and Table 96 on page 197, "SPI Timing Characteristics" on page 197 and Table 97 on page 199.
- 10. Added "Errata" on page 16.

Changes from Rev. 2512C-10/02 to Rev. 2512D-02/03

- 1. Added "EEPROM Write During Power-down Sleep Mode" on page 21.
- 2. Improved the description in "Phase Correct PWM Mode" on page 86.
- 3. Corrected OCn waveforms in Figure 53 on page 109.
- 4. Added note under "Filling the Temporary Buffer (page loading)" on page 170 about writing to the EEPROM during an SPM page load.
- 5. Updated Table 92 on page 192.
- 6. Updated "Packaging Information" on page 215.





Atmel Headquarters

Corporate Headquarters

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail

literature@atmel.com

Web Site

http://www.atmel.com

© Atmel Corporation 2003.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® and AVR® are the registered trademarks of Atmel.

