International Rectifier

RADIATION HARDENED POWER MOSFET SURFACE MOUNT(LCC-18

IRHE7110 100V, N-CHANNEL

SURFACE MOUNT(LCC-18) RAD Hard HEXFET TECHNOLOGY

Product Summary

Part Number	Radiation Level	RDS(on)	lD
IRHE7110	100K Rads (Si)	0.60Ω	3.5A
IRHE3110	300K Rads (Si)	0.60Ω	3.5A
IRHE4110	600K Rads (Si)	0.60Ω	3.5A
IRHE8110	1000K Rads (Si)	0.60Ω	3.5A

International Rectifier's RADHard HEXFET® technology provides high performance power MOSFETs for space applications. This technology has over a decade of proven performance and reliability in satellite applications. These devices have been characterized for both Total Dose and Single Event Effects (SEE). The combination of low Rdson and low gate charge reduces the power losses in switching applications such as DC to DC converters and motor control. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching, ease of paralleling and temperature stability of electrical parameters.



Features:

- Single Event Effect (SEE) Hardened
- Low RDS(on)
- Low Total Gate Charge
- Proton Tolerant
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Surface Mount
- Light Weight

Absolute Maximum Ratings

Pre-Irradiation

	Parameter		Units
ID @ VGS = 12V, TC = 25°C	Continuous Drain Current	3.5	
ID @ VGS = 12V, TC = 100°C	Continuous Drain Current	2.2	Α
IDM	Pulsed Drain Current ①	14	
P _D @ T _C = 25°C	Max. Power Dissipation	15	W
	Linear Derating Factor	0.12	W/°C
VGS	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy ②	68	mJ
IAR	Avalanche Current ①	_	А
EAR	Repetitive Avalanche Energy ①	_	mJ
dv/dt	Peak Diode Recovery dv/dt 3	5.5	V/ns
TJ	Operating Junction	-55 to 150	
TSTG	Storage Temperature Range		°C
	Package Mounting Surface Temperature	300 (for 5s)	
	Weight	0.42 (Typical)	g

For footnotes refer to the last page

Electrical Characteristics @ Tj = 25°C (Unless Otherwise Specified)

	911d1 d0t0113t103 @ 1j = 23 0 (0	7111000		*****	pcom	iou)
	Parameter	Min	Тур	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	100	_		V	$V_{GS} = 0V$, $I_{D} = 1.0 \text{mA}$
ΔBVDSS/ΔTJ	Temperature Coefficient of Breakdown Voltage	_	0.10	_	V/°C	Reference to 25°C, I _D = 1.0mA
RDS(on)	Static Drain-to-Source On-State	_	_	0.60	Ω	Vgs = 12V, ID =2.2A (4)
, ,	Resistance	_	_	0.69		$V_{GS} = 12V, I_{D} = 3.5A$
VGS(th)	Gate Threshold Voltage	2.0	_	4.0	V	$V_{DS} = V_{GS}$, $I_{D} = 1.0 \text{mA}$
9fs	Forward Transconductance	0.8	_	_	S (7)	V _{DS} > 15V, I _{DS} = 2.2A ④
IDSS	Zero Gate Voltage Drain Current	_	_	25	μА	VDS= 80V ,VGS=0V
		_	_	250	μΑ	$V_{DS} = 80V$,
						VGS = 0V, TJ = 125°C
IGSS	Gate-to-Source Leakage Forward		_	100	nA	VGS = 20V
IGSS	Gate-to-Source Leakage Reverse	_		-100	''^	Vgs = -20V
Qg	Total Gate Charge	_	_	11		VGS =12V, ID =3.5A
Qgs	Gate-to-Source Charge		_	3.0	nC	$V_{DS} = 50V$
Q _{gd}	Gate-to-Drain ('Miller') Charge	_	_	3.3		
td(on)	Turn-On Delay Time	_		20		$V_{DD} = 50V, I_{D} = 3.5A$
tr	Rise Time		_	25	ns	$V_{GS} = 12V$, $R_{G} = 7.5\Omega$
td(off)	Turn-Off Delay Time		_	40	113	
tf	Fall Time	_	_	40		
LS+LD	Total Inductance	_	6.1	_	nH	Measured from the center of drain
						pad to center of source pad
Ciss	Input Capacitance	_	290			VGS = 0V, VDS = 25V
Coss	Output Capacitance	_	100	_	pF	f = 1.0MHz
C _{rss}	Reverse Transfer Capacitance	_	15	_		

Source-Drain Diode Ratings and Characteristics

	Parameter			Тур	Max	Units	Test Conditions
Is	Continuous Source Current (Body Diode)			_	26		
ISM	Pulse Source Current (Body Diode) ①			_	104	Α	
VSD	Diode Forward Voltage			_	1.4	V	$T_j = 25^{\circ}C$, $I_S = 26A$, $V_{GS} = 0V$ ④
trr	Reverse Recovery Time			_	820	nS	T_j = 25°C, I_F = 26A, di/dt ≤ 100A/μs
QRR	Reverse Recovery Charge			_	12	μC	V _{DD} ≤ 50V ④
ton	Forward Turn-On Time Inti	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.					

Thermal Resistance

	Parameter	Min	Тур	Max	Units	Test Conditions
RthJC	Junction-to-Case	_	_	8.3		
RthJ-PCB	Junction-to-PC Board	_	27	_	°C/W	Soldered to a copper clad PB Board

Note: Corresponding Spice and Saber models are available on the G&S Website.

For footnotes refer to the last page

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table 1. Electrical Characteristics @ Tj = 25°C, Post Total Dose Irradiation 56

	Parameter		100K Rads(Si) ¹		300 - 1000K Rads (Si)		OK Rads (Si) Units		Test Conditions
		Min Max Min Max		Max					
BV _{DSS}	Drain-to-Source Breakdown Voltage	100		100	_	V	V _G S = 0V, I _D = 1.0mA		
V _{GS(th)}	Gate Threshold Voltage	2.0	4.0	1.25	4.5		$VGS = V_{DS}$, $I_D = 1.0 \text{mA}$		
IGSS	Gate-to-Source Leakage Forward	_	100	_	100	nA	V _{GS} = 20V		
IGSS	Gate-to-Source Leakage Reverse	_	-100	_	-100		V _{GS} = -20 V		
I _{DSS}	Zero Gate Voltage Drain Current	_	25	_	25	μΑ	V _{DS} =80V, V _{GS} =0V		
R _{DS(on)}	Static Drain-to-Source ④	_	0.60	_	0.80	Ω	$V_{GS} = 12V, I_{D} = 2.2A$		
	On-State Resistance (TO-3)								
R _{DS(on)}	Static Drain-to-Source ④	_	0.60	_	0.80	Ω	VGS = 12V, I _D =2.2A		
, ,	On-State Resistance (LCC-18)								
V_{SD}	Diode Forward Voltage 4	_	1.5	_	1.5	V	$V_{GS} = 0V$, $I_{S} = 3.5A$		

^{1.} Part numbers IRHE7110

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Single Event Effect Safe Operating Area

lon	LET	Energy	Range	VDS(V)					
	MeV/(mg/cm ²)) (MeV)	(µn	n) @ V GS=	ov @Vgs=	-5V@Vgs=-10	V@Vgs=-15\	/@VGS=-20V	
Cu	28	285	43	100	100	100	80	60	
Br	36.8	305	39	100	90	70	50	_	





Fig a. Single Event Effect, Safe Operating Area

For footnotes refer to the last page

^{2.} Part number IRHE3110, IRHE4110, IRHE8110

Post-Irradiation IRHE7110



Voltage Vs. Total Dose Exposure

Fig 1. Typical Response of Gate Threshhold Fig 2. Typical Response of On-State Resistance Vs. Total Dose Exposure




Fig 3. Typical Response of Transconductance Vs. Total Dose Exposure

Fig 4. Typical Response of Drain to Source Breakdown Vs. Total Dose Exposure

Post-Irradiation IRHE7110





Fig 5. Typical Zero Gate Voltage Drain Current Vs. Total Dose Exposure






Fig 7. Typical Transient Response of Rad Hard HEXFET During 1x10¹² Rad (Si)/Sec Exposure




Fig 6. Typical On-State Resistance Vs. Neutron Fluence Level




Fig 8a. Gate Stress of V_{GSS} Equals 12 Volts During Radiation




Fig 8b. V_{DSS} Stress Equals 80% of B_{VDSS} During Radiation

Note: Bias Conditions during radiation: $V_{GS} = 12 \text{ Vdc}$, $V_{DS} = 0 \text{ Vdc}$




Fig 9. Typical Output Characteristics Pre-Irradiation




Fig 10. Typical Output Characteristics Post-Irradiation 100K Rads (Si)




Fig 11. Typical Output Characteristics Post-Irradiation 300K Rads (Si)




Fig 12. Typical Output Characteristics Post-Irradiation 1 Mega Rads (Si)

Note: Bias Conditions during radiation: Vgs = 0 Vdc, Vps = 80 Vdc




Fig 13. Typical Output Characteristics Pre-Irradiation




Fig 14. Typical Output Characteristics Post-Irradiation 100K Rads (Si)




Fig 15. Typical Output Characteristics Post-Irradiation 300K Rads (Si)





Fig 16. Typical Output Characteristics Post-Irradiation 1 Mega Rads (Si)







Fig 17. Typical Output Characteristics

Fig 18. Typical Output Characteristics







Fig 19. Typical Transfer Characteristics

Fig 20. Normalized On-Resistance Vs. Temperature

Pre-Irradiation IRHE7110







Fig 21. Typical Capacitance Vs. Drain-to-Source Voltage

Fig 22. Typical Gate Charge Vs. Gate-to-Source Voltage






Fig 23. Typical Source-Drain Diode Forward Voltage

Fig 24. Maximum Safe Operating Area




Fig 25. Maximum Drain Current Vs. Case Temperature




Fig 26a. Switching Time Test Circuit




Fig 26b. Switching Time Waveforms




Fig 27. Maximum Effective Transient Thermal Impedance, Junction-to-Case

Pre-Irradiation IRHE7110




Fig 28a. Unclamped Inductive Test Circuit




Fig 28c. Maximum Avalanche Energy Vs. Drain Current




Fig 28b. Unclamped Inductive Waveforms




Fig 29a. Basic Gate Charge Waveform





Fig 29b. Gate Charge Test Circuit

Foot Notes:

- Repetitive Rating; Pulse width limited by maximum junction temperature.
- $^{\circ}$ V_{DD} = 25V, starting T_J = 25°C, L=11.1mH Peak I_L = 3.5A, V_{GS} =12V
- $\text{3} \quad \text{ISD} \leq 3.5 \text{A}, \ \text{di/dt} \leq 140 \text{A/}\mu\text{s}, \\ \text{V}_{DD} \leq 100 \text{V}, \ \text{T}_{J} \leq 150 ^{\circ}\text{C}$

- 4 Pulse width $\leq 300 \ \mu s$; Duty Cycle $\leq 2\%$
- Total Dose Irradiation with V_{GS} Bias.
 12 volt V_{GS} applied and V_{DS} = 0 during irradiation per MIL-STD-750, method 1019, condition A.
- ® Total Dose Irradiation with V_{DS} Bias.
 80 volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, method 1019, condition A.

Case Outline and Dimensions — LCC-18



NOTES:

- 1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

International TOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.

Data and specifications subject to change without notice. 04/02