DS05-50103-2E

## MCP (Multi-Chip Package) FLASH MEMORY & SRAM cmos

# 16M (× 8) FLASH MEMORY & 2M (× 8) STATIC RAM

### MB84VA2100-10/MB84VA2101-10

#### **■ FEATURES**

- Power supply voltage of 2.7 to 3.6 V
- High performance

100 ns maximum access time

- Operating Temperature
  - -20 to +85°C

#### — FLASH MEMORY

- Minimum 100,000 write/erase cycles
- · Sector erase architecture

One 16 K byte, two 8 K bytes, one 32 K byte, and thirty one 64 K bytes.

Any combination of sectors can be concurrently erased. Also supports full chip erase.

Boot Code Sector Architecture

MB84VA2100: Top sector MB84VA2101: Bottom sector

Embedded Erase<sup>™</sup> Algorithms

Automatically pre-programs and erases the chip or any sector

• Embedded Program™ Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready-Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

• Automatic sleep mode

When addresses remain stable, automatically switch themselves to low power mode.

- Low Vcc write inhibit ≤ 2.5 V
- Erase Suspend/Resume

Suspends the erase operation to allow a read in another sector within the same device

Please refer to "MBM29LV160T/B" data sheet in detailed function

#### — SRAM


Power dissipation

Operating: 35 mA max. Standby: 50 μA max.

- Power down features using CE1s and CE2s
- Data retention supply voltage: 2.0 V to 3.6 V

 $Embedded\ Erase^{TM}\ and\ Embedded\ Program^{TM}\ are\ trademarks\ of\ Advanced\ Micro\ Devices,\ Inc.$ 

#### **■ BLOCK DIAGRAM**



#### **■ PIN ASSIGNMENTS**

	(Top View)											
	A B C D E F G H											
6	CE1s	Vss	DQ <sub>1</sub>	<b>A</b> 1	<b>A</b> <sub>2</sub>	<b>A</b> <sub>4</sub>	CE2s	<b>A</b> 9				
5	<b>A</b> 10	$DQ_5$	$DQ_2$	A <sub>0</sub>	Аз	<b>A</b> 7	RY/BY	<b>A</b> 15				
4	<del>OE</del>	DQ <sub>7</sub>	DQ <sub>4</sub>	$DQ_0$	<b>A</b> 6	<b>A</b> 19	RESET	<b>A</b> 16				
3	A <sub>11</sub>	<b>A</b> 8	<b>A</b> 5	N.C.	DQ <sub>3</sub>	N.C.	<b>A</b> 13	A <sub>20</sub>				
2	A <sub>14</sub>	<b>A</b> 18	N.C.	CEf	N.C.	Vccf	$DQ_6$	<b>A</b> <sub>12</sub>				
1	WE	Vccs	<b>A</b> 17	Vss	N.C.	N.C.	N.C.	N.C.				

**Table 1 Pin Configuration** 

Pin	Function	Input/ Output
A <sub>0</sub> to A <sub>17</sub>	Address Inputs (Common)	I
A <sub>18</sub> to A <sub>20</sub>	Address Input (Flash)	I
DQ <sub>0</sub> to DQ <sub>7</sub>	Data Inputs/Outputs (Common)	I/O
CEf	Chip Enable (Flash)	I
CE1s	Chip Enable (SRAM)	I
CE2s	Chip Enable (SRAM)	I
ŌĒ	Output Enable (Common)	I
WE	Write Enable (Common)	I
RY/BY	Ready/Busy Outputs (Flash)	0
RESET	Hardware Reset Pin/Sector Protection Unlock (Flash)	I
N.C.	No Internal Connection	_
Vss	Device Ground (Common)	Power
Vccf	Device Power Supply (Flash)	Power
Vccs	Device Power Supply (SRAM)	Power

#### **■ PRODUCT LINE UP**

		Flash Memory	SRAM				
Ordering Part No.	$Vcc = 3.0 V_{-0.3 V}^{+0.6 V}$	MB84VA2100-10/MB84VA2101-10					
Max. Address Access	Time (ns)	100	100				
Max. CE Access Time	(ns)	100	100				
Max. OE Access Time	(ns)	40	50				

#### **■** BUS OPERATIONS

**Table 2 User Bus Operations** 

Operation (1), (3)	CEf	CE1s	CE2s	OE	WE	DQ <sub>0</sub> to DQ <sub>7</sub>	RESET	
Full Standby	Н	Н	X	Х	Х	HIGH-Z	Н	
Full Stariuby	- 11	Х	L	^	^	TIIGH-Z	11	
Output Disable	Х	Х	Х	Н	Н	HIGH-Z	Н	
Pood from Floob (2)	L	Н	Х		Н	Dout	Н	
Read from Flash (2)	<b>L</b>	Х	L	L	П	Dout	11	
Write to Flash	1	Н	Х	Н	L	Din	Н	
Wille to Flasii	L	Х	L	П			П	
Read from SRAM	Н	L	Н	L	Н	<b>D</b> оит	Н	
Write to SRAM	Н	L	Н	Х	L	Din	Н	
Flash Hardware Reset	Х	н х		Х	Х	HIGH-Z		
riasii naiuwale keset	^	Х	L	^	^	пібп-2	L	

**Legend:**  $L = V_{IL}$ ,  $H = V_{IH}$ ,  $X = V_{IL}$  or  $V_{IH}$ . See DC Characteristics for voltage levels.

Notes: 1. Other operations except for indicated this column are inhibited.

- 2. WE can be  $V_{IL}$  if  $\overline{OE}$  is  $V_{IL}$ ,  $\overline{OE}$  at  $V_{IH}$  initiates the write operations.
- 3. Do not apply  $\overline{CEf} = V_{IL}$ ,  $\overline{CE1s} = V_{IL}$  and  $CE2s = V_{IH}$  at a time.

#### **■ FLEXIBLE SECTOR-ERASE ARCHITECTURE on FLASH MEMORY**

One 16 K byte, two 8 K bytes, one 32 K byte, and thirty one 64 K bytes.
 Individual-sector, multiple-sector, or bulk-erase capability.

.

Sector Size	Address Range
64 Kbytes	00000H to 0FFFFH
64 Kbytes	10000H to 1FFFFH
64 Kbytes	20000H to 2FFFFH
64 Kbytes	30000H to 3FFFFH
64 Kbytes	40000H to 4FFFFH
64 Kbytes	50000H to 5FFFFH
64 Kbytes	60000H to 6FFFFH
64 Kbytes	70000H to 7FFFFH
64 Kbytes	80000H to 8FFFFH
64 Kbytes	90000H to 9FFFFH
64 Kbytes	A0000H to AFFFFH
64 Kbytes	B0000H to BFFFFH
64 Kbytes	C0000H to CFFFFH
64 Kbytes	D0000H to DFFFFH
64 Kbytes	E0000H to EFFFFH
64 Kbytes	F0000H to FFFFFH
64 Kbytes	100000H to 10FFFFH
64 Kbytes	110000H to 11FFFFH
64 Kbytes	120000H to 12FFFFH
64 Kbytes	130000H to 13FFFFH
64 Kbytes	140000H to 14FFFFH
64 Kbytes	150000H to 15FFFFH
64 Kbytes	160000H to 16FFFFH
64 Kbytes	170000H to 17FFFFH
64 Kbytes	180000H to 18FFFFH
64 Kbytes	190000H to 19FFFFH
64 Kbytes	1A0000H to 1AFFFFH
64 Kbytes	1B0000H to 1BFFFFH
64 Kbytes	1C0000H to 1CFFFFH
64 Kbytes	1D0000H to 1DFFFFH
64 Kbytes	1E0000H to 1EFFFFH
32 Kbytes	1F0000H to 1F7FFFH
8 Kbytes	1F8000H to 1F9FFFH
8 Kbytes	1FA000H to 1FBFFFH
16 Kbytes	1FC000H to 1FFFFFH

Sector Size	Address Range
16 Kbytes	00000H to 03FFFH
8 Kbytes	04000H to 05FFFH
8 Kbytes	06000H to 07FFFH
32 Kbytes	08000H to 0FFFFH
64 Kbytes	10000H to 1FFFFH
64 Kbytes	20000H to 2FFFFH
64 Kbytes	30000H to 3FFFFH
64 Kbytes	40000H to 4FFFFH
64 Kbytes	50000H to 5FFFFH
64 Kbytes	60000H to 6FFFFH
64 Kbytes	70000H to 7FFFFH
64 Kbytes	80000H to 8FFFFH
64 Kbytes	90000H to 9FFFFH
64 Kbytes	A0000H to AFFFFH
64 Kbytes	B0000H to BFFFFH
64 Kbytes	C0000H to CFFFFH
64 Kbytes	D0000H to DFFFFH
64 Kbytes	E0000H to EFFFFH
64 Kbytes	F0000H to FFFFFH
64 Kbytes	100000H to 10FFFFH
64 Kbytes	110000H to 11FFFFH
64 Kbytes	120000H to 12FFFFH
64 Kbytes	130000H to 13FFFFH
64 Kbytes	140000H to 14FFFFH
64 Kbytes	150000H to 15FFFFH
64 Kbytes	160000H to 16FFFFH
64 Kbytes	170000H to 17FFFFH
64 Kbytes	180000H to 18FFFFH
64 Kbytes	190000H to 19FFFFH
64 Kbytes	1A0000H to 1AFFFFH
64 Kbytes	1B0000H to 1BFFFFH
64 Kbytes	1C0000H to 1CFFFFH
64 Kbytes	1D0000H to 1DFFFFH
64 Kbytes	1E0000H to 1EFFFFH
64 Kbytes	1F0000H to 1FFFFFH

**MB84VA2100 Sector Architecture** 

**MB84VA2101 Sector Architecture** 

Table 3 Sector Address Tables (MB84VA2100)

Sector Address	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	Address Range
SA0	0	0	0	0	0	Х	Х	Х	00000H to 0FFFFH
SA1	0	0	0	0	1	Х	Х	Х	10000H to 1FFFFH
SA2	0	0	0	1	0	Х	Х	Х	20000H to 2FFFFH
SA3	0	0	0	1	1	Х	Х	Х	30000H to 3FFFFH
SA4	0	0	1	0	0	X	Χ	Х	40000H to 4FFFFH
SA5	0	0	1	0	1	Х	Х	Х	50000H to 5FFFFH
SA6	0	0	1	1	0	Х	Х	Х	60000H to 6FFFFH
SA7	0	0	1	1	1	Х	Х	Х	70000H to 7FFFFH
SA8	0	1	0	0	0	Х	Х	Х	80000H to 8FFFFH
SA9	0	1	0	0	1	Х	Х	Х	90000H to 9FFFFH
SA10	0	1	0	1	0	Χ	Х	Χ	A0000H to AFFFFH
SA11	0	1	0	1	1	Χ	Х	Χ	B0000H to BFFFFH
SA12	0	1	1	0	0	Χ	Х	Х	C0000H to CFFFFH
SA13	0	1	1	0	1	Χ	Х	Х	D0000H to DFFFFH
SA14	0	1	1	1	0	Х	Х	Х	E0000H to EFFFFH
SA15	0	1	1	1	1	Х	Х	Χ	F0000H to FFFFFH
SA16	1	0	0	0	0	Х	Х	Χ	100000H to 10FFFFH
SA17	1	0	0	0	1	Х	Х	Χ	110000H to 11FFFFH
SA18	1	0	0	1	0	Χ	Х	Χ	120000H to 12FFFFH
SA19	1	0	0	1	1	Χ	Х	Χ	130000H to 13FFFFH
SA20	1	0	1	0	0	Χ	Х	Χ	140000H to 14FFFFH
SA21	1	0	1	0	1	Х	Х	Χ	150000H to 15FFFFH
SA22	1	0	1	1	0	Х	Х	Χ	160000H to 16FFFFH
SA23	1	0	1	1	1	Х	Х	Χ	170000H to 17FFFFH
SA24	1	1	0	0	0	Х	Х	Х	180000H to 18FFFFH
SA25	1	1	0	0	1	Х	Х	Х	190000H to 19FFFFH
SA26	1	1	0	1	0	Х	Х	Х	1A0000H to 1AFFFFH
SA27	1	1	0	1	1	Х	Х	Χ	1B0000H to 1BFFFFH
SA28	1	1	1	0	0	Х	Х	Χ	1C0000H to 1CFFFFH
SA29	1	1	1	0	1	Х	Х	Χ	1D0000H to 1DFFFFH
SA30	1	1	1	1	0	Х	Х	Х	1E0000H to 1EFFFFH
SA31	1	1	1	1	1	0	Х	Х	1F0000H to 1F7FFFH
SA32	1	1	1	1	1	1	0	0	1F8000H to 1F9FFFH
SA33	1	1	1	1	1	1	0	1	1FA000H to 1FBFFFH
SA34	1	1	1	1	1	1	1	Х	1FC000H to 1FFFFFH

Table 4 Sector Address Tables (MB84VA2101)

Sector Address	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	Address Range
SA0	0	0	0	0	0	0	0	Χ	00000H to 03FFFH
SA1	0	0	0	0	0	0	1	0	04000H to 05FFFH
SA2	0	0	0	0	0	0	1	1	06000H to 07FFFH
SA3	0	0	0	0	0	1	0	Х	08000H to 0FFFFH
SA4	0	0	0	0	1	Х	Х	Х	10000H to 1FFFFH
SA5	0	0	0	1	0	Х	Х	Х	20000H to 2FFFFH
SA6	0	0	0	1	1	Х	Х	Х	30000H to 3FFFFH
SA7	0	0	1	0	0	Х	Х	Х	40000H to 4FFFFH
SA8	0	0	1	0	1	Х	Х	Х	50000H to 5FFFFH
SA9	0	0	1	1	0	Х	Х	Х	60000H to 6FFFFH
SA10	0	0	1	1	1	Х	Х	Х	70000H to 7FFFFH
SA11	0	1	0	0	0	Х	Х	Х	80000H to 8FFFFH
SA12	0	1	0	0	1	Х	Х	Х	90000H to 9FFFFH
SA13	0	1	0	1	0	Х	Х	Х	A0000H to AFFFFH
SA14	0	1	0	1	1	Х	Х	Х	B0000H to BFFFFH
SA15	0	1	1	0	0	Х	Х	Х	C0000H to CFFFFH
SA16	0	1	1	0	1	Х	Х	Х	D0000H to DFFFFH
SA17	0	1	1	1	0	Х	Х	Х	E0000H to EFFFFH
SA18	0	1	1	1	1	Х	Х	Х	F0000H to FFFFFH
SA19	1	0	0	0	0	Х	Х	Х	100000H to 10FFFFH
SA20	1	0	0	0	1	Х	Х	Х	110000H to 11FFFFH
SA21	1	0	0	1	0	Х	Х	Х	120000H to 12FFFFH
SA22	1	0	0	1	1	Х	Х	Х	130000H to 13FFFFH
SA23	1	0	1	0	0	Х	Х	Х	140000H to 14FFFFH
SA24	1	0	1	0	1	Х	Х	Х	150000H to 15FFFFH
SA25	1	0	1	1	0	Х	Х	Х	160000H to 16FFFFH
SA26	1	0	1	1	1	Х	Х	Х	170000H to 17FFFFH
SA27	1	1	0	0	0	Χ	Х	Х	180000H to 18FFFFH
SA28	1	1	0	0	1	Χ	Х	Х	190000H to 19FFFFH
SA29	1	1	0	1	0	Х	Х	Χ	1A0000H to 1AFFFFH
SA30	1	1	0	1	1	Х	Х	Χ	1B0000H to 1BFFFFH
SA31	1	1	1	0	0	Х	Х	Χ	1C0000H to 1CFFFFH
SA32	1	1	1	0	1	Х	Х	Χ	1D0000H to 1DFFFFH
SA33	1	1	1	1	0	Х	Х	Χ	1E0000H to 1EFFFFH
SA34	1	1	1	1	1	Х	Х	Х	1F0000H to 1FFFFFH

**Table 5. 1 Flash Memory Autoselect Code** 

Ту	pe	<b>A</b> 12	<b>A</b> 6	<b>A</b> 1	Ao	Code (HEX)
Manufacturer's Co	ode	VıL	VıL	VıL	Vıl	04H
Davisa Cada	MB84VA2100	Vıl	VıL	VıL	Vih	C4H
Device Code	MB84VA2101	VIL	VIL	VıL	ViH	49H

#### **Table 5. 2 Expanded Autoselect Code Table**

1	Code	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ <sub>4</sub>	DQ₃	$DQ_2$	DQ <sub>1</sub>	DQ₀	
Manufacturer's	04H	0	0	0	0	0	1	0	0	
Davisa Cada	MB84VA2100	C4H	1	1	0	0	0	1	0	0
Device Code MB84VA2101		49H	0	1	0	0	1	0	0	1

**Table 6 Flash Memory Command Definitions** 

Command Sequence	Bus Write Cycles	First I Write C		Second Write 0		Third Write		Fourth Read/\ Cyc	<b>Vrite</b>	Fifth Write (		Sixth Write	
	Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	1	XXXH	F0H	_	_	_	_	_	_	_	_	_	_
Read/Reset	3	555H	AAH	2AAH	55H	555H	F0H	RA	RD	_	_	_	
Autoselect	3	555H	AAH	2AAH	55H	555H	90H	_		_			
Program	4	555H	AAH	2AAH	55H	555H	АОН	PA	PD	_	_		_
Chip Erase	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Sector Erase	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA	30H
Sector Erase S	Suspend	Erase can be suspended during sector erase with Addr ("H" or "L"). Data (B0H)											
Sector Erase I	Resume	Erase can be resumed after suspend with Addr ("H" or "L"). Data (30H)											
Set to Fast Mode	3	555H	AAH	2AAH	55H	555H	20H	_	_	_	_	_	
Fast Program (Note)	2	XXXH	АОН	PA	PD	_	_	_	_	_	_	_	
Reset from Fast Mode (Note)	2	XXXH	90H	XXXH	F0H	_	_	_	_	_	_	_	_
Extended Sector Protect	4	XXXH	60H	SPA	60H	SPA	40H	SPA	SD	_	_		_

Address bits  $A_{11}$  to  $A_{20} = X =$  "H" or "L" for all address commands except for Program Address (PA) and Sector Address (SA).

Bus operations are defined in Table 2.

Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

- RA =Address of the memory location to be read.
- PA =Address of the memory location to be programmed. Addresses are latched on the falling edge of the write pulse.
- SA =Address of the sector to be erased. The combination of A<sub>20</sub>, A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, and A<sub>13</sub> will uniquely select any sector.
- RD =Data read from location RA during read operation.
- PD =Data to be programmed at location PA.
- SPA =Sector address to be protected. Set sector address (SA) and  $(A_6, A_1, A_0) = (0, 1, 0)$ .
- SD =Sector protection verify data. Output 01H at protected sector addresses and output 00H at unprotected sector addresses.

Note: This command is valid while Fast Mode.

#### **■ ABSOLUTE MAXIMUM RATINGS**

Storage Temperature	–55°C to +125°C
Ambient Temperature with Power Applied	–25°C to +85°C
Voltage with Respect to Ground All pins (Note)	0.3 V to Vccf +0.5 V
	-0.3 V to Vccs +0.5 V
Vccf/Vccs Supply (Note)	0.3 V to +4.6 V

**Note:** Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are Vccf +0.5 V or Vccs +0.5 V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods of up to 20 ns.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum rating conditions. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING RANGES

Operating ranges define those limits between which the functionality of the device is guaranteed.

**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

#### **■ DC CHARACTERISTICS**

Parameter Symbol	Parameter Description	Test Conditions		Min.	Тур.	Max.	Unit														
lц	Input Leakage Current		_		-1.0	_	+1.0	μΑ													
Іьо	Output Leakage Current		_		-1.0	_	+1.0	μΑ													
lcc1f	Flash Vcc Active Current (Read)	Vccf = Vcc Max OE = ViH	$V$ ccf = $V$ cc Max., $\overline{CEf} = V_{IL}$ $t$ cycle = 10 MHz $\overline{OE} = V_{IH}$		_	_	30 15	mA													
lcc2f	Flash Vcc Active Current (Program/Erase)	Vccf = Vcc Max., $\overline{CE}f$ = VıL, $\overline{OE}$ = VıH		_	_	35	mA														
	SRAM Vcc Active	Vccs = Vcc Max	Vccs = Vcc Max., ttcycle =10 MHz		_	_	40	mA													
Icc1S	Current	CE1s = VIL, CE2s = VIH tcycle = 1 MHz		_	_	12	mA														
	SRAM Vcc Active	$\overline{CE1}s = 0.2 \text{ V},$		tcycle = 10 MHz	_	_	35	mA													
Icc2S	Current	CE2s = Vccs - WE = Vccs - 0.		tcycle = 1 MHz		_	6	mA													
Isb1 <b>f</b>	Flash Vcc Standby Current	Vccf = Vcc Max., CEf = Vccf ± 0.3 V RESET = Vccf ± 0.3 V			_	_	5	μΑ													
I <sub>SB2</sub> f	Flash Vcc Standby Current (RESET)	Vccf = Vcc Max., RESET = Vss ± 0.3 V			_	_	5	μΑ													
SB1 <b>S</b>	SRAM Vcc Standby Current	CE1s = V <sub>IH</sub> or CE2s = V <sub>IL</sub>			_	_	2	mA													
		CE1s = Vcc - 0.2 V or CE2s = 0.2 V	Vccs = 3.0 V ±10%	T <sub>A</sub> = 25°C	_	1	2.5	μΑ													
				T <sub>A</sub> = -20 to +85°C	_	_	55	μΑ													
			0.2 V or CE2s	0.2 V or CE2s	0.2 V or CE2s	0.2 V or CE2s	0.2 V or CE2s				Vccs =	T <sub>A</sub> = 25°C	_	1.5	3	μΑ					
ISB2 <b>S**</b>	SRAM Vcc Standby Current							3.3 V ±0.3 V	T <sub>A</sub> = -20 to +85°C	_	_	60	μΑ								
								= 0.2 V	= 0.2 V	= 0.2 V	= 0.2 V	= 0.2 V	= 0.2 V	= 0.2 V	= 0.2 V	= 0.2 V	= 0.2 V	= 0.2 V	= 0.2 V	. <b>V</b>	T <sub>A</sub> = 25°C
				Vccs = 3.0 V	T <sub>A</sub> = -20 to +40°C	_	_	5	μΑ												
				T <sub>A</sub> = -20 to +85°C	_	_	50	μΑ													
VIL	Input Low Level	_		-0.3	_	0.6	V														
VIH	Input High Level	_			2.2	_	Vcc+0.3*	V													
VoL	Output Low Voltage Level	IoL = 2.1 mA, Vccf = Vccs = Vcc Min.		_	_	0.4	V														
Vон	Output High Voltage Level	loн = -500 μA, Vccf = Vccs = Vcc Min.			Vcc-0.5	_	_	V													
VLKO	Flash Low Vcc Lock-Out Voltage	_			2.3	_	2.5	V													

<sup>\*:</sup> Vcc indicate lower of Vccf or Vccs


<sup>\*\* :</sup>During standby mode with  $\overline{\text{CE1s}} = \text{Vccs} - 0.2 \text{ V}$ , CE2s should be CE2s < 0.2V or CE2s > Vccs - 0.2V

#### **■ AC CHARACTERISTICS**

#### • CE Timing

	meter ibols	Description	Test Setup		-10	Unit
JEDEC	Standard	,		-		
	tccr	CE Recover Time		Min.	0	ns

#### • Timing Diagram for alternating SRAM to Flash



#### • Read Only Operations Characteristics (Flash)


Parameter Symbols		Description	Test	-10 (Note)		Unit
JEDEC	Standard	·	Setup	Min.	Max.	
tavav	<b>t</b> RC	Read Cycle Time	_	100	_	ns
tavqv	tacc	Address to Output Delay	CEf = VIL OE = VIL	_	100	ns
<b>t</b> ELQV	tcef	Chip Enable to Output Delay	<del>OE</del> = V <sub>IL</sub>	_	100	ns
<b>t</b> GLQV	<b>t</b> oe	Output Enable to Output Delay	_	_	40	ns
<b>t</b> EHQZ	<b>t</b> DF	Chip Enable to Output High-Z	_	_	30	ns
<b>t</b> gHQZ	<b>t</b> DF	Output Enable to Output High-Z	_	_	30	ns
taxqx	tон	Output Hold Time From Addresses, CEf or OE, Whichever Occurs First	_	0	_	ns
_	<b>t</b> READY	RESET Pin Low to Read Mode	_	_	20	μs

**Note:** Test Conditions–Output Load: 1 TTL gate and 30 pF

Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level

Input: 1.5 V Output: 1.5 V

#### • Read Cycle (Flash)




#### • Erase/Program Operations (Flash)

Parameter Symbols		Description			-10		Unit
JEDEC	Standard	-	·		Тур.	Max.	- Unit
<b>t</b> avav	twc	Write Cycle Time		100	_	_	ns
<b>t</b> avwl	tas	Address Setup Time (WE to Addr.)		0	_		ns
<b>t</b> avel	tas	Address Setup Ti	me (CEf to Addr.)	0	_		ns
twlax	<b>t</b> AH	Address Hold Tim	ne (WE to Addr.)	50	_		ns
<b>t</b> ELAX	<b>t</b> AH	Address Hold Tim	ne (CEf to Addr.)	50	_	_	ns
<b>t</b> DVWH	tos	Data Setup Time		50	_	_	ns
<b>t</b> whdx	tон	Data Hold Time		0	_	_	ns
_	toes	Output Enable Se	tup Time	0	_	_	ns
	4	Output Enable	Read	0	_	_	ns
_	<b>t</b> oeh	Hold Time	Toggle and Data Polling	10	_		ns
<b>t</b> GHEL	<b>t</b> GHEL	Read Recover Tir	me Before Write (OE to CEf)	0	_		ns
<b>t</b> GHWL	<b>t</b> GHWL	Read Recover Tir	Read Recover Time Before Write (OE to WE)		_	_	ns
twlel	tws	WE Setup Time (	VE Setup Time (CEf to WE)		_		ns
<b>t</b> ELWL	tcs	CEf Setup Time (WE to CEf)		0	_	_	ns
<b>t</b> EHWH	twн	WE Hold Time (C	WE Hold Time (CEf to WE)		_		ns
twheh	tсн	CEf Hold Time (W	CEf Hold Time (WE to CEf)		_	_	ns
twlwh	twp	Write Pulse Width	Write Pulse Width		_	_	ns
<b>t</b> ELEH	<b>t</b> CP	CEf Pulse Width		50	_	_	ns
twhwl	<b>t</b> wph	Write Pulse Width	n High	30	_	_	ns
<b>t</b> ehel	<b>t</b> cph	CEf Pulse Width I	High	30	_	_	ns
twhwh1	twhwh1	Byte Programmin	g Operation	_	8	_	μs
twhwh2	twhwh2	Sector Erase Ope	aration (Note 1)	_	1	_	sec
LWHWH2	LWHWH2	Sector Erase Ope	ration (Note 1)	_	_	15	sec
_	tvcs	Vccf Setup Time		50	_	_	μs
_	<b>t</b> vlht	Voltage Transition	Time (Note 2)	4	_	_	μs
_	tvidr	Rise Time to V <sub>ID</sub>	Rise Time to V <sub>ID</sub> (Note 2)		_	_	ns
_	<b>t</b> RB	Recover Time from RY/BY		0	_	_	ns
_	<b>t</b> RP	RESET Pulse Width		500	_	_	ns
_	<b>t</b> RH	RESET Hold Time	e Before Read	200	_	_	ns
_	<b>t</b> eoe	Delay Time from I	Embedded Output Enable	_	_	100	ns
_	<b>t</b> BUSY	Program/Erase Va	alid to RY/BY Delay	_	_	90	ns


**Note**: 1. This does not include the preprogramming time.

2. This timing is for Sector Protection Operation.

#### • Write Cycle (WE control) (Flash)




#### • Write Cycle (CEf control) (Flash)




- 2. PD is data to be programmed at byte address.
- 3.  $\overline{DQ}_7$  is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.


#### • AC Waveforms Chip/Sector Erase Operations (Flash)




#### • AC Waveforms for Data Polling during Embedded Algorithm Operations (Flash)




#### • AC Waveforms for Taggle Bit during Embedded Algorithm Operations (Flash)




#### • RY/BY Timing Diagram during Write/Erase Operations (Flash)




#### • RESET, RY/BY Timing Diagram (Flash)



#### • Temporary Sector Unprotection (Flash)




#### • Extended Sector Protection (Flash)



#### • Read Cycle (SRAM)

Parameter Symbol	Parameter Description	Min.	Max.	Unit
<b>t</b> RC	Read Cycle Time	100	_	ns
<b>t</b> AA	Address Access Time	_	100	ns
tco1	Chip Enable (CE1s) Access Time	_	100	ns
tco2	Chip Enable (CE2s) Access Time	_	100	ns
<b>t</b> oe	Output Enable Access Time	_	50	ns
tcoe	Chip Enable (CE1s Low and CE2s High) to Output Active	5	_	ns
toee	Output Enable Low to Output Active	0	_	ns
top	Chip Enable (CE1s High or CE2s Low) to Output High-Z	_	40	ns
todo	Output Enable High to Output High-Z	_	40	ns
<b>t</b> он	Output Data Hold Time	10	_	ns

#### • Read Cycle (Note 1) (SRAM)




**Note:** 1. WE remains HIGH for the read cycle.

#### • Write Cycle (SRAM)

Parameter Symbol	Parameter Description	Min.	Max.	Unit
twc	Write Cycle Time	100	_	ns
twp	Write Pulse Width	60	_	ns
<b>t</b> cw	Chip Enable to End of Write	80	_	ns
tas	Address Setup Time	0	_	ns
<b>t</b> wr	Write Recovery Time	0	_	ns
todw	WE Low to Output High-Z	_	40	ns
toew	WE High to Output Active	0	_	ns
tos	Data Setup Time	40	_	ns
tон	Data Hold Time	0	_	ns


#### • Write Cycle (Note 4) (WE control) (SRAM)



**Notes:** 2. If CE1s goes LOW (or CE2s goes HIGH) coincident with or after WE goes LOW, the output will remain at high impedance.

- 3. If CE1s goes HIGH (or CE2s goes LOW) coincident with or before WE goes HIGH, the output will remain at high impedance.
- 4. If  $\overline{OE}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- 5. Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.


#### • Write Cycle (Note 4) (CE1s control) (SRAM)



**Notes:** 2. If CE1s goes LOW (or CE2s goes HIGH) coincident with or after WE goes LOW, the output will remain at high impedance.

- 3. If CE1s goes HIGH (or CE2s goes LOW) coincident with or before WE goes HIGH, the output will remain at high impedance.
- 4. If  $\overline{OE}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- 5. Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.

#### • Write Cycle (Note 4) (CE2s Control) (SRAM)



**Notes:** 2. If CE1s goes LOW (or CE2s goes HIGH) coincident with or after WE goes LOW, the output will remain at high impedance.

- 3. If CE1s goes HIGH (or CE2s goes LOW) coincident with or before WE goes HIGH, the output will remain at high impedance.
- 4. If  $\overline{\text{OE}}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- 5. Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.

#### **■ ERASE AND PROGRAMMING PERFORMANCE (Flash)**


Parameter	Limits			Unit	Comment
Farameter	Min.	Тур.	Max.	Onit	Comment
Sector Erase Time	_	1	15	sec	Excludes programming time prior to erasure
Byte Programming Time	_	8	3,600	μs	Excludes system-level overhead
Chip Programming Time	_	16.8	100	sec	Excludes system-level overhead
Erase/Program Cycle	100,000	_	_	cycles	

#### ■ DATA RETENTION CHARACTERISTICS (SRAM)


Parameter Symbol	Parameter Description		Min.	Тур.	Max.	Unit
V <sub>DH</sub>	Data Retention Supply Voltage		2.0	_	3.6	V
lana	Standby Current	V <sub>DH</sub> = 3.0 V	_	_	50*	μΑ
IDDS2	Standby Current	V <sub>DH</sub> = 3.6 V	_	_	60	μΑ
tcdr	Chip Deselect to Data Retention Mode Time		0	_	_	ns
<b>t</b> R	Recovery Time		5	_	_	ms

<sup>\* : 5</sup>  $\mu$ A (Max.) at T<sub>A</sub> = -20°C to +40°C

#### • CE1s Controlled Data Retention Mode (Note 1)



#### • CE2s Controlled Data Retention Mode (Note 3)



Notes:

- In CE1s controlled data retention mode, input level of CE2s should be fixed Vccs to Vccs-0.2V or Vss to 0.2V during data retention mode. Other input and input/output pins can be used between -0.3V to Vccs+0.3V.
- 2.When CE1s is operating at the V<sub>IH</sub> min. level (2.2 V), the standby current is given by I<sub>SB1</sub>s during the transition of V<sub>CCS</sub> from 3.6 to 2.2 V.
- 3. In CE2s controlled data retention mode, input and input/output pins can be used between between -0.3V to Vccs+0.3V.

#### **■ PIN CAPACITANCE**

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 0	T.B.D	T.B.D	pF
Соит	Output Capacitance	Vоит = 0	T.B.D	T.B.D	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	T.B.D	T.B.D	pF

**Note:** Test conditions  $T_A = 25$ °C, f = 1.0 MHz

**Note:** Test conditions  $T_A = 25$ °C, f = 1.0 MHz


#### **■ HANDLING OF PACKAGE**

Please handle this package carefully since the sides of packages are right angle.


#### **■ CAUTION**

- 1. )The high voltage (VID) can not apply to address pins and control pins except RESET. Therefore, it can not use autoselect and sector protect function by applying the high voltage (VID) to specific pins.
- 2. )For the sector protection, since the high voltage (VID) can be applied to the RESET, it can be protected the sector useing "Extended sector protect" command.

#### **■ PACKAGE**



#### ■ PACKAGE DIMENSIONS



### **FUJITSU LIMITED**

For further information please contact:

#### Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: (044) 754-3763

Fax: (044) 754-3329

http://www.fujitsu.co.jp/

#### **North and South America**

FUJITSU MICROELECTRONICS, INC. Semiconductor Division

3545 North First Street

San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

#### F9805

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.