## MB8504S072CA-102/-103/-102L/-103L

168-pin, 4 Clock, 1-bank, based on 4 M $\times 16$ Bit SDRAMs with SPD

## ■ DESCRIPTION

The Fujitsu MB8504S072CA is a fully decoded, CMOS Synchronous Dynamic Random Access Memory (SDRAM) Module consisting of five MB81F641642C devices which organized as four banks of $4 \mathrm{M} \times 16$ bits and a 2 K -bit serial EEPROM on a 168 -pin glass-epoxy substrate.

The MB8504S072CA features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB8504S072CA is optimized for those applications requiring high speed, high performance and large memory storage, and high density memory organizations.
This module is ideally suited for workstations, PCs, laser printers, and other applications where a simple interface is needed.

■ PRODUCT LINE \& FEATURES

| Parameter |  | MB8504S072CA-102/-102L | MB8504S072CA-103/-103L |
| :--- | :---: | :---: | :---: |
| CL-trco-trp | $2-2-2 \mathrm{clk}$ min. | $3-2-2 \mathrm{clk} \mathrm{min}$. |  |
| Clock Frequency | 100 MHz max. | 100 MHz max. |  |
| Burst Mode Cycle Time | 10 ns min. | 10 ns min. |  |
| Output Valid from Clock |  | 6 ns max. (CL $=2$ ) | 6 ns max. (CL $=3$ ) |
| Power Dissipation | Two Banks Active | 3424 mW max. | 3424 mW max. |
|  | Self Refresh Mode | 18.0 mW max. (std. power) <br> 9.0 mW max. (low power) | 18.0 mW max. (std. power) <br> 9.0 mW max. (low power) |

[^0]
## MB8504S072CA-102/-103/-102L/-103L

## PACKAGE

168-pin plastic DIMM (socket type)

(MDS-168P-P41)

## Package and Ordering Information

- 168-pin DIMM, order as MB8504S072CA-×××DG (DG = std. power ver., Gold Pad) MB8504S072CA-×××LDG(LDG = low power ver., Gold Pad)

PIN ASSIGNMENTS

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Signal Name | $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Signal Name | Pin No. | Signal Name | Pin No. | Signal Name | Pin No. | Signal Name | Pin No. | Signal Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Vss | 29 | DQMB ${ }_{1}$ | 57 | DQ18 | 85 | Vss | 113 | DQMB5 | 141 | DQ50 |
| 2 | $\mathrm{DQ}_{0}$ | 30 | $\overline{\mathrm{CS}} 0$ | 58 | $\mathrm{DQ}_{19}$ | 86 | $\mathrm{DQ}_{32}$ | 114 | N.C. | 142 | DQ51 |
| 3 | DQ1 | 31 | N.C. | 59 | Vcc | 87 | DQ33 | 115 | $\overline{\mathrm{RAS}}$ | 143 | Vcc |
| 4 | $\mathrm{DQ}_{2}$ | 32 | Vss | 60 | DQ20 | 88 | DQ34 | 116 | Vss | 144 | DQ52 |
| 5 | $\mathrm{DQ}_{3}$ | 33 | $\mathrm{A}_{0}$ | 61 | N.C. | 89 | DQ35 | 117 | $\mathrm{A}_{1}$ | 145 | N.C. |
| 6 | Vcc | 34 | $\mathrm{A}_{2}$ | 62 | N.C. | 90 | Vcc | 118 | $\mathrm{A}_{3}$ | 146 | N.C. |
| 7 | $\mathrm{DQ}_{4}$ | 35 | $\mathrm{A}_{4}$ | 63 | N.C. | 91 | $\mathrm{DQ}_{36}$ | 119 | $\mathrm{A}_{5}$ | 147 | N.C. |
| 8 | DQ5 | 36 | $\mathrm{A}_{6}$ | 64 | Vss | 92 | $\mathrm{DQ}_{37}$ | 120 | $\mathrm{A}_{7}$ | 148 | Vss |
| 9 | DQ6 | 37 | $\mathrm{A}_{8}$ | 65 | DQ21 | 93 | DQ38 | 121 | $\mathrm{A}_{9}$ | 149 | DQ53 |
| 10 | DQ7 | 38 | $A_{10}$ | 66 | DQ22 | 94 | DQ39 | 122 | BAo | 150 | DQ54 |
| 11 | DQ8 | 39 | $B^{\prime} A_{1}$ | 67 | $\mathrm{DQ}_{23}$ | 95 | DQ40 | 123 | $\mathrm{A}_{11}$ | 151 | DQ55 |
| 12 | Vss | 40 | Vcc | 68 | Vss | 96 | Vss | 124 | Vcc | 152 | Vss |
| 13 | DQ9 | 41 | Vcc | 69 | $\mathrm{DQ}_{24}$ | 97 | $\mathrm{DQ}_{41}$ | 125 | CLK ${ }_{1}$ | 153 | DQ56 |
| 14 | DQ10 | 42 | CLKo | 70 | DQ25 | 98 | $\mathrm{DQ}_{42}$ | 126 | N.C. | 154 | DQ57 |
| 15 | DQ11 | 43 | Vss | 71 | $\mathrm{DQ}_{26}$ | 99 | DQ43 | 127 | Vss | 155 | DQ58 |
| 16 | $\mathrm{DQ}_{12}$ | 44 | N.C. | 72 | $\mathrm{DQ}_{27}$ | 100 | $\mathrm{DQ}_{44}$ | 128 | CKE0 | 156 | DQ59 |
| 17 | $\mathrm{DQ}_{13}$ | 45 | $\overline{\mathrm{CS}} 2$ | 73 | Vcc | 101 | DQ45 | 129 | N.C. | 157 | Vcc |
| 18 | Vcc | 46 | $\mathrm{DQMB}_{2}$ | 74 | DQ28 | 102 | Vcc | 130 | $\mathrm{DQMB}_{6}$ | 158 | DQ60 |
| 19 | DQ14 | 47 | $\mathrm{DQMB}_{3}$ | 75 | DQ29 | 103 | DQ46 | 131 | $\mathrm{DQMB}_{7}$ | 159 | DQ61 |
| 20 | DQ15 | 48 | N.C. | 76 | DQ30 | 104 | DQ47 | 132 | N.C. | 160 | DQ62 |
| 21 | CBo | 49 | Vcc | 77 | $\mathrm{DQ}_{31}$ | 105 | $\mathrm{CB}_{4}$ | 133 | Vcc | 161 | DQ63 |
| 22 | $\mathrm{CB}_{1}$ | 50 | N.C. | 78 | Vss | 106 | CB5 | 134 | N.C. | 162 | Vss |
| 23 | Vss | 51 | N.C. | 79 | CLK2 | 107 | Vss | 135 | N.C. | 163 | $\mathrm{CLK}_{3}$ |
| 24 | N.C. | 52 | $\mathrm{CB}_{2}$ | 80 | N.C. | 108 | N.C. | 136 | $\mathrm{CB}_{6}$ | 164 | N.C. |
| 25 | N.C. | 53 | $\mathrm{CB}_{3}$ | 81 | N.C. (WP) | 109 | N.C. | 137 | $\mathrm{CB}_{7}$ | 165 | SA0 |
| 26 | Vcc | 54 | Vss | 82 | SDA | 110 | Vcc | 138 | Vss | 166 | $\mathrm{SA}_{1}$ |
| 27 | WE | 55 | DQ16 | 83 | SCL | 111 | $\overline{\text { CAS }}$ | 139 | DQ48 | 167 | $\mathrm{SA}_{2}$ |
| 28 | DQMB0 | 56 | DQ17 | 84 | Vcc | 112 | $\mathrm{DQMB}_{4}$ | 140 | DQ49 | 168 | V cc |

## MB8504S072CA-102/-103/-102L/-103L



## PIN DESCRIPTIONS

| Symbol | I/O | Function | Symbol | I/O | Function |
| :---: | :---: | :--- | :---: | :---: | :--- |
| $\mathrm{A}_{0}$ to $\mathrm{A}_{11}$ | I | Address Input | $\mathrm{DQ}_{0}$ to $\mathrm{DQ}_{63}$ | $\mathrm{I} / \mathrm{O}$ | Data Input/Data Output |
| $\mathrm{BA}_{0}, \mathrm{BA}_{1}$ | I | Bank Select (Bank Address) | $\mathrm{CB}_{0}$ to $\mathrm{CB}_{7}$ | $\mathrm{I} / \mathrm{O}$ | Data I/O for ECC |
| $\overline{\mathrm{RAS}}$ | I | Row Address Strobe | $\mathrm{V}_{\mathrm{cc}}$ | - | Power Supply (+3.3 V) |
| $\overline{\mathrm{CAS}}$ | I | Column Address Strobe | $\mathrm{V}_{\mathrm{ss}}$ | - | Ground (0 V) |
| $\overline{\mathrm{WE}}$ | I | Write Enable | $\mathrm{N.C.}^{2}$ | - | No Connection |
| $\mathrm{DQMB}_{0}$ to $\mathrm{DQMB}_{7}$ | I | Data (DQ) Mask | $\mathrm{SA}_{0}$ to $\mathrm{SA}_{2}$ | I | Serial PD Address Input |
| $\mathrm{CLK}_{0}$ to $\mathrm{CLK}_{3}$ | I | Clock Input | SCL | I | Serial PD Clock |
| $\mathrm{CKE}_{0}$ | I | Clock Enable | SDA | I/O | Serial PD Address/Data <br> Input/Output |
| $\overline{\mathrm{CS}}_{0}, \overline{\mathrm{CS}}_{2}$ | I | Chip Select | WP | - | Serial PD Write Protect |

## MB8504S072CA-102/-103/-102L/-103L

## SERIAL-PD INFORMATION

| Byte | Function Described |  | Hex Value |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & -102 / \\ & 102 \mathrm{~L} \end{aligned}$ | $\begin{aligned} & -103 / \\ & \text { 103L } \end{aligned}$ |
| 0 | Defines Number of Bytes Written into Serial Memory at Module Manufacture | 128 Byte | 80h | 80h |
|  | Total Number of Bytes of SPD Memory Device | 256 Byte | 08h | 08h |
| 2 | Fundamental Memory Type | SDRAM | 04h | 04h |
| 3 | Number of Row Addresses | 12 | 0Ch | 0Ch |
| 4 | Number of Column Addresses |  | 08 h | 08h |
| 5 | Number of Module Banks | 1 bank | 01 h | 01 h |
| 6 | Data Width | 72 bit | 48h | 48h |
| 7 | Data Width (Continuation) | $\stackrel{+0}{ }$ | 00h | 00h |
| 8 | Interface Type | LVTTL | 01 h | 01 h |
| 9 | SDRAM Cycle Time (Highest CAS Latency) | 10/10 ns | A0h | A0h |
| 10 | SDRAM Access from Clock (Highest CAS Latency) | 6/6 ns | 60h | 60h |
| 11 | DIMM Configuration Type | ECC | 02 h | 02h |
| 12 | Refresh Rate/Type | Self, Normal | 80 h | 80 h |
| 13 | Primary SDRAM Width | - $\times 16$ | 10 h | 10 h |
| 14 | Error Checking SDRAM Width | $\times 16$ | 10h | 10h |
| 15 | Minimum Clock Delay for Back to Back Random Column Addresses | 1 Cycle | 01h | 01h |
| 16 | Burst Lengths Supported | 1, 2, 4, 8, Page | 8Fh | 8Fh |
| 17 | Number of Banks on Each SDRAM Device | 4 bank | 04 h | 04h |
| 18 | CAS Latency Supported | 2, 3 | 06h | 06h |
| 19 | CS Latency | 0 | 01 h | 01 h |
| 20 | Write Latency |  | 01 h | 01 h |
| 21 | SDRAM Module Attributes | UN-buffer | 00h | 00h |
| 22 | SDRAM Device Attributes: General | ${ }^{* 1} 15 \mathrm{~ns}$ | OEh | OEh |
| 24 | SDRAM Access from Clock (2nd. Highest CAS Latency) | $6 / 8 \mathrm{~ns}$ | 60h | 80h |
| 25 | SDRAM Cycle Time (3rd. Highest CAS Latency) | No Support | 00h | 00h |
| 26 | SDRAM Access from Clock (3rd. Highest CAS Latency) | No Support | 00h | 00h |
| 27 | Minimum Row Precharge Time (trp) | 20/20 ns | 14h | 14h |
| 28 | Row Activate to Row Activate Minimum (trrd) | 20/20 ns | 14h | 14h |
| 29 | RAS to CAS Delay Min. (trco) | 20/20 ns | 14 h | 14h |
| 30 | Minimum RAS Pulse Width | 50/50 ns | 32h | 32h |
| 31 | Module Bank Density | 32 MByte | 08h | 08h |
| 32 | Command and Address Signal Input Setup Time | 2 ns | 20h | 20h |
| 33 | Command and Address Signal Input Hold Time | 1 ns | 10h | 10h |
| 34 | Data Signal Input Setup Time | 2 ns | 20h | 20h |
| 35 | Data Signal Input Hold Time | 1 ns | 10h | 10h |
| 36 to 61 | Unused Storage Locations |  | 00h | 00h |
| 62 | SPD Data Revision Code | 1.2 | 12h | 12h |
| 63 <br> 64 <br> to 71 | Checksum for Byte 0 to 62 |  | 1Eh | 8Eh |
| 64 to 71 | Manufacturer's JEDEC ID Code Per JEP-108E | Optional | 00h | 00h |
| 72 | Manufacturing Location | Optional | 00h | 00h |
| 73 to 90 | Manufacturer's Part Number | Optional | 00h | 00h |
| 91 to 92 | Revision Code | Optional | 00h | 00h |
| 93 to 94 95 to 98 | Manufacturing Data | Optional | 00h | 00h |
| 95 to 98 | Assembly Serial Number | Optional | 00h | 00h |
| 99 to 125 | Manufacturer Specific Data | Optional | 00h | 00h |
| 126 127 | Intel Specification Frequency | 100 MHz | 64h | 64h |
| 127 $128+$ | Intel Specification Details for 100 MHz Support | $\mathrm{CL}=2,3 / 3$ | AFh | ADh |
| 128+ | Unused Storage Locations | - | - | - |

Note: Any write operation must NOT be executed into the addresses of Byte 0 to Byte 127.
Some or all data stored into Byte 0 to Byte 127 may be broken.
*1. Byte 22: SDRAM Device Attributes

| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TBD | TBD | Upper Vcc <br> tolerance | Lower Vcc <br> tolerance | Supports <br> Write 1 <br> /Read Burst | Supports <br> Precharge <br> All | Supports <br> Auto- <br> Precharge | Supports <br> Early RAS <br> Precharge |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

*2. Byte 63: Checksum for Byte 0 to 62
This byte is the checksum for Byte 0 through 62. This byte contains the value of the low 8 -bits of the arithmetic sum of Byte 0 through 62.

## MB8504S072CA-102/-103/-102L/-103L



## ABSOLUTE MAXIMUM RATINGS (See WARNING)

| Parameter | Symbol | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Supply Voltage* | Vcc | -0.5 | +4.6 | V |
| Input Voltage* | VIN | -0.5 | +4.6 | V |
| Output Voltage* | Vout | -0.5 | +4.6 | V |
| Storage Temperature | Tsta | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation | PD | - | 5.0 | W |
| Output Current (D.C.) | lout | -50 | +50 | mA |

* : Voltages referenced to $\mathrm{Vss}(=0 \mathrm{~V})$

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Notes | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Supply Voltage | *1 | Vcc | 3.0 | 3.3 | 3.6 | V |
|  |  | Vss | 0 | 0 | 0 | V |
| Input High Voltage, All Inputs | *1, 2 | $\mathrm{V}_{\text {H }}$ | 2.0 | - | $\mathrm{Vcc}+0.5$ | V |
| Input Low Voltage, All Inputs | *1, 3 | VIL | -0.5 | - | 0.8 | V |
| Ambient Temperature |  | TA | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |

*1. Voltages referenced to $\mathrm{V}_{\mathrm{ss}}(=0 \mathrm{~V})$
*2. Overshoot limit: $\mathrm{V}_{\mathrm{IH}}$ (max.) $=\mathrm{V}_{\mathrm{Cc}}+1.5 \mathrm{~V}$ with a pulse-width $\leq 5 \mathrm{~ns}$.
*3. Undershoot limit: VIL (min.) $=-1.5 \mathrm{~V}$ with a pulse-width $\leq 5 \mathrm{~ns}$.
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating conditionranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## MB8504S072CA-102/-103/-102L/-103L

- CAPACITANCE
$\left(\mathrm{Vcc}=+3.3 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$

| Parameter |  | Symbol | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Input Capacitance | $A_{0}$ to $A_{11}, B A_{0}, B A_{1}$ |  | $\mathrm{Cln}_{1}$ | - | T.B.D. | pF |
|  | $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}$ | Cin2 | - | T.B.D. | pF |
|  | $\overline{\mathrm{CS}}_{0}, \overline{\mathrm{CS}}_{2}$ | Сімз | - | T.B.D. | pF |
|  | CKE ${ }_{0}$ | Cin4 | - | T.B.D. | pF |
|  | CLK ${ }_{0}$ to $\mathrm{CLK}_{3}$ | Cins | - | T.B.D. | pF |
|  | $\mathrm{DQMB}_{0}$ to $\mathrm{DQMB}_{7}$ | Cin6 | - | T.B.D. | pF |
|  | SCL | Cscl | - | T.B.D. | pF |
|  | SA ${ }_{0}, \mathrm{SA}_{1}, \mathrm{SA}_{2}$ | Csa | - | T.B.D. | pF |
| Input/Output Capacitance | SDA | Csda | - | T.B.D. | pF |
|  | $\mathrm{DQ}_{0}$ to $\mathrm{DQ}_{63}$ | Cod | - | T.B.D. | pF |
|  | $\mathrm{CB}_{0}$ to $\mathrm{CB}_{7}$ | Ссв | - | T.B.D. | pF |

## DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2

| Parameter | Notes | Symbol | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
|  |  |  |  |  | std. ver. | Iow ver. |  |
| Operating Current <br> (Average Power Supply Current) |  | Iccis | Burst Length = 4, $\mathrm{t}_{\mathrm{RC}}=\mathrm{min}$ for $\mathrm{BL}=4$, tck $=\min$, <br> One Bank Active, Outputs Open, Address changed up to 3 times during trc (min.), $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{cc}}$ | - | 525 |  | mA |
|  |  | ICC1D | Burst Length = 4 (each Bank), $\mathrm{t}_{\mathrm{BC}}=$ min for $\mathrm{BL}=4$ (each Bank), tck = min, Two Banks Active, Outputs Open, Address changed up to 3 times during trc(min.), $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{cc}}$ | - | 950 |  | mA |
| Precharge Standby Current (Power Supply Current) | *3 | Icc2P | $\mathrm{CKE}=\mathrm{V}_{\mathrm{IL}}, \mathrm{tck}=\mathrm{min}$, All Banks Idle, Power Down Mode, $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{cc}}$ | - | 10 | 5 | mA |
|  |  | Icc2ps | $\begin{aligned} & \text { CKE }=\mathrm{V}_{\mathrm{IL}}, \\ & \text { CLK }=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{V}_{\mathrm{IL}}, \end{aligned}$ <br> All Banks Idle, Power Down Mode, $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{cc}}$ | - | 5 | 2.5 | mA |
|  |  | ICC2N | $\mathrm{CKE}=\mathrm{V}_{\mathrm{IH}}, \mathrm{tck}=\mathrm{min},$ <br> All Banks Idle, NOP commands only, Input signals (except to CMD) are changed one time during 3 clock cycles, $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{cc}}$ | - |  |  | mA |
|  |  | Iccans |  | - |  |  | mA |

(Continued)

## MB8504S072CA-102/-103/-102L/-103L

(Continued)

| Parameter N | Notes | Symbol | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
|  |  |  |  |  | std. ver. | Iow ver. |  |
| Active Standby Current (Power Supply Current) | *3 | Ісс3P | $\mathrm{CKE}=\mathrm{V}_{\mathrm{IL}}, \mathrm{tck}=\mathrm{min}$, Any Bank Active, $0 \mathrm{~V} \leq \mathrm{V} \ln \leq \mathrm{Vcc}$ | - | 10 | 5 | mA |
|  |  | Icc3ps | $\begin{aligned} & \text { CKE }=\mathrm{V}_{\mathrm{IL}}, \\ & \text { CLK }=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{V}_{\mathrm{IL}}, \\ & \text { Any Bank Active, } \\ & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{cc}} \end{aligned}$ | - | 5 | 2.5 | mA |
|  |  | ICC3n | CKE $=\mathrm{V}_{\text {ıн }}, \mathrm{tck}=\min$, Any Bank Active, NOP commands only, Input signals (except to CMD) are changed one time during 3 clock cycles, $0 \vee \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{cc}}$ | - | 125 |  | mA |
|  |  | Iccans | $\begin{aligned} & \text { CKE }=\mathrm{V}_{\mathrm{IH}}, \\ & \text { CLK }=\mathrm{V}_{\mathrm{H}} \text { or } \mathrm{V}_{\mathrm{LL}}, \\ & \text { Any Bank Active, } \\ & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{cc}} \end{aligned}$ | - | 10 |  | mA |
| Burst Mode Current (Average Power Supply Current) | *3 | Icc4 | tck $=$ min, Gapless data, <br> Burst Length $=4$, <br> Outputs open, <br> Multiple-banks Active, $0 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I N}} \leq \mathrm{V}_{\mathrm{CC}}$ | - | 425 |  | mA |
| Auto-refresh Current (Average Power Supply Current) | *3 | Icc5 | Auto Refresh, tck $=\mathrm{min}$, $\mathrm{trc}_{\mathrm{R}}=\mathrm{min}$, $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{cc}}$ | - | 1200 |  | mA |
| Self-refresh Current (Average Power Supply Current) | *3 | Icce | $\begin{aligned} & \text { Self-refresh, tck }=\min , \\ & C K E \leq 0.2 \mathrm{~V}, \\ & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{cc}} \end{aligned}$ | - | 5 | 2.5 | mA |
| Input Leakage Current (All Inputs) |  | Iıı | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{cc}}$ All other pins not under test $=0 \mathrm{~V}$ | -40 | 40 |  | $\mu \mathrm{A}$ |
| Output Leakage Current |  | ILo | Output is disabled ( $\mathrm{Hi}-\mathrm{Z}$ ) $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {cc }}$ | -10 | 10 |  | $\mu \mathrm{A}$ |
| LVTTL Output High Voltage | *4 | Vor | $\mathrm{l} \mathrm{OH}=-2.0 \mathrm{~mA}$ | 2.4 | - |  | V |
| LVTTL Output Low Voltage | *4 | Vol | $\mathrm{loL}=+2.0 \mathrm{~mA}$ | - | 0.4 |  | V |

Notes: *1. An initial pause (DESL on NOP) of $200 \mu s$ is required after power-on followed by a minimum of eight Auto-refresh cycles.
*2. DC characteristics is the Serial PD standby state (Vin = GND or Vcc).
*3. Icc depends on the output termination, load conditions, clock cycle rate and signal clock rate. The specified values are obtained with the output open and no termination resistors.
*4. Voltages referenced to $\mathrm{Vss}(=0 \mathrm{~V})$

## AC CHARACTERISTICS

(SDRAM Component Specifications) Notes 1, 2, 3
(1) BASE CHARACTERISTICS
(At recommended operating conditions unless otherwise noted.)

| No. | Parameter | Notes |  | Symbol | $\begin{gathered} \hline \text { MB8504S072CA } \\ -102 /-102 \mathrm{~L} \end{gathered}$ |  | $\begin{gathered} \text { MB8504S072CA } \\ -103 /-103 \mathrm{~L} \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| 1 | Clock Period |  | $C L=2$ |  | tck2 | 10 | - | 15 | - | ns |
|  |  |  | $C L=3$ | tск3 | 10 | - | 10 | - |  |  |
| 2 | Clock High Time |  |  | tch | 3 | - | 3 | - | ns |  |
| 3 | Clock Low Time |  |  | tct | 3 | - | 3 | - | ns |  |
| 4 | Input Setup Time |  |  | ts | 2 | - | 2 | - | ns |  |
| 5 | Input Hold Time |  |  | tHi | 1 | - | 1 | - | ns |  |
| 6 | Output Valid from Clock (tcLk $=\mathrm{min}$ ) | *4, *5 | $C L=2$ | tacz | - | 6 | - | 8 | ns |  |
|  |  |  | $C L=3$ | tac3 | - | 6 | - | 6 |  |  |
| 7 | Output in Low-Z |  |  | tız | 0 | - | 0 | - | ns |  |
|  | Output in High-Z | *6 | $C L=2$ | thz2 | 3 | 6 | 3 | 8 | ns |  |
| 8 |  |  | $C L=3$ | thz3 | 3 | 6 | 3 | 6 |  |  |
| 9 | Output Hold Time |  |  | tor | 3 | - | 3 | - | ns |  |
| 10 | Time between Refresh |  |  | tref | - | 65.6 | - | 65.6 | ms |  |
| 11 | Transition Time |  |  | t | 0.5 | 2 | 0.5 | 2 | ns |  |
| 12 | CKE Setup Time for Power Down Exit Time |  |  | tcksp | 3 | - | 3 | - | ns |  |

## MB8504S072CA-102/-103/-102L/-103L

## (2) BASE VALUES FOR CLOCK COUNT/LATENCY

| No. | Parameter | Notes | Symbol | $\begin{aligned} & \text { MB8504S072CA } \\ & -102 /-102 \mathrm{~L} \end{aligned}$ |  | $\begin{gathered} \text { MB8504S072CA } \\ -103 /-103 \mathrm{~L} \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| 1 | $\overline{\text { RAS }}$ Cycle Time | *7 | trc | 70 | - | 70 | - | ns |
| 2 | $\overline{\text { RAS Precharge Time }}$ |  | trp | 20 | - | 20 | - | ns |
| 3 | $\overline{\text { RAS Active Time }}$ |  | tras | 50 | 110000 | 50 | 110000 | ns |
| 4 | $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ Delay Time | * 8 | trad | 20 | - | 20 | - | ns |
| 5 | Write Recovery Time |  | twr | 10 | - | 10 | - | ns |
| 6 | Data-in to Precharge Lead Time |  | topL | 10 | - | 10 | - | ns |
| 7 | Data-in to Active/Refresh Command Period | $C L=2$ | toal2 | $\underset{\text { tRP }}{1 \mathrm{cyc}+}$ | - | $\underset{\text { tRP }}{1 \mathrm{cyc}+}$ | - | ns |
|  |  | $C L=3$ | tdal3 | $\underset{\text { tRP }}{2 \text { cyc }+}$ | - | $\underset{\text { tRP }}{2 \text { cyc }+}$ | - |  |
| 8 | Mode Register Set Cycle Time |  | trsc | 20 | - | 20 | - | ns |
| 9 | RAS to $\overline{R A S}$ Bank Active Delay Time |  | trro | 20 | - | 20 | - | ns |

## (3) CLOCK COUNT FORMULA (*9)

Clock $\geq \frac{\text { Base Value }}{\text { Clock Period }}$ (Round off a whole number)
(4) LATENCY (The latency values on these parameters are fixed regardless of clock period.)

| No. | Parameter |  | Symbol | $\begin{gathered} \text { MB8504S072CA } \\ -102 /-102 \mathrm{~L} \end{gathered}$ | $\begin{gathered} \hline \text { MB8504S072CA } \\ -103 /-103 \mathrm{~L} \\ \hline \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CKE to Clock Disable |  | Icke | 1 | 1 | Cycle |
| 2 | DQM to Output in High-Z |  | loaz | 2 | 2 | Cycle |
| 3 | DQM to Input Data Delay |  | Idqo | 0 | 0 | Cycle |
| 4 | Last Output to Write Command Delay |  | lowd | 2 | 2 | Cycle |
| 5 | Write Command to Input Data Delay |  | lowo | 0 | 0 | Cycle |
| 6 | Precharge to Output in High-Z Delay | $C L=2$ | Івон2 | 2 | 2 | Cycle |
|  |  | $C L=3$ | Іпонз | 3 | 3 |  |
| 7 | Burst Stop Command to Output in High-Z Delay | $C L=2$ | İsh2 | 2 | 2 | Cycle |
|  |  | $C L=3$ | ІІsh3 | 3 | 3 |  |
| 8 | $\overline{\mathrm{CAS}}$ to $\overline{\mathrm{CAS}}$ Delay (min) |  | ICCD | 1 | 1 | Cycle |
| 9 | $\overline{\text { CAS }}$ Bank Delay (min) |  | Icbo | 1 | 1 | Cycle |

## MB8504S072CA-102/-103/-102L/-103L

Notes: *1. An initial pause (DESL on NOP) of $200 \mu$ s is required after power-up followed by a minimum of eight Auto-refresh cycles.
*2. 1.4 V or $\mathrm{V}_{\text {ref }}$ is the reference level for measuring timing of signals.
Transition times are measured between $\mathrm{V}_{\mathrm{IH}}(\min )$ and $\mathrm{V}_{\text {IL }}$ (max).
*3. AC characteristics assume $\mathrm{t}_{\mathrm{t}}=1 \mathrm{~ns}$ and 50 pF of capacitance load.
*4. Assumes trco is satisfied.
*5. tac also specifies the access time at burst mode except for first access.
*6. Specified where output buffer is no longer driven.
*7. Actual clock count of $t_{\text {RC }}\left(I_{\text {RC }}\right)$ will be sum of clock count of $t_{\text {RAS }}$ (IRAS) and $t_{\text {RP }}$ (IRP).
*8. Operation within the $t_{R C D}(\min )$ ensures that access time is determined by $t_{R C D}(\min )+t_{A C}(\max )$; if $t_{R C D}$ is greater than the specified $t_{R C D}(\mathrm{~min})$, access time is determined by $t_{A C}$.
*9. All base values are measured from the clock edge at the command input to the clock edge for the next command input.
All clock counts are calculated by a simple formula:
clock count equals base value divided by clock period (round off to a whole number).
*Source: See MB81F641642C Data Sheet for details on the electrical.

AC OPERATING TEST CONDITION (Example of AC Test Load Circuit)


## MB8504S072CA-102/-103/-102L/-103L

## SERIAL PRESENCE DETECT(SPD) FUNCTION

## 1. PIN DESCRIPTIONS

## SCL (Serial Clock)

SCL input is used to clock all data input/output of SPD.

## SDA (Serial Data)

SDA is a common pin used for all data input/output of SPD. The SDA pull-up resistor is required due to the open-drain output.

## 

Address inputs are used to set the least significant three bits of the eight bits slave address. The address inputs must be fixed to select a particular module and the fixed address of each module must be different each other.

## 2. SPD OPERATIONS

## CLOCK and DATA CONVENTION

Data states on the SDA can change only during SC L= Low. SDA state changes during SCL = High are indicated start and stop conditions. Refer to Fig. 1 below.

## START CONDITION

All commands are preceded by a start condition, which is a transition of SDA state from High to Low when SCL = High. SPD will not respond to any command until this condition has been met.

## STOP CONDITION

All read or write operation must be terminated by a stop condition, which is a transition of SDA state from Low to High when SCL = High. The stop condition is also used to make the SPD into the state of standby power mode after a read sequence.

Fig. 1 - START AND STOP CONDITIONS

SCL

SDA


START = High to Low transition of SDA state when SCL is High
STOP = Low to High transition of SDA state when SCL is High

## MB8504S072CA-102/-103/-102L/-103L

## ACKNOWLEDGE

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will put the SDA line to Low in order to acknowledge that it received the eight bits of data.
The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue to transmit data. If an acknowledge is not detected, the SPD will terminated further data transmissions. The master must then issue a stop condition to return the SPD to the standby power mode.
In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await the next eight bits of data, again responding with an acknowledge until the stop condition is issued by master.

## SLAVE ADDRESS ADDRESSING

Following a start condition, the master must output the eight bits slave address. The most significant four bits of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig. 2 below.

The next three significant bits are used to select a particular device. A system could have up to eight SPD devices -namely up to eight modules- on the bus. The eight addresses for eight SPD devices are defined by the state of the $\mathrm{SA}_{0}, \mathrm{SA}_{1}$ and $\mathrm{SA}_{2}$ inputs.
The last bit of the slave address defines the operation to be performed. When $R / \bar{W}$ bit is " 1 ", a read operation is selected, when $\mathrm{R} / \overline{\mathrm{W}}$ bit is " 0 ", a write operation is selected.
Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted with its slave address (device type and state of $S A_{0}, S_{1}$, and $\mathrm{SA}_{2}$ inputs). Upon a correct compare the SPD outputs an acknowledge on the SDA line. Depending on the state of the R/W bit, the SPD will execute a read or write operation.

Fig. 2 - SLAVE ADDRESS


## MB8504S072CA-102/-103/-102L/-103L

## 3. READ OPERATIONS

## CURRENT ADDRESS READ

Internally the SPD contains an address counter that maintains the address of the last data accessed, incremented by one. Therefore, if the last access (either a read or write operation) was to address( n ), the next read operation would access data from address $(n+1)$. Upon receipt of the slave address with the $\mathrm{R} / \overline{\mathrm{W}}$ bit = " 1 ", the SPD issues an acknowledge and transmits the eight bits of data during the next eight clock cycles. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 3 for the sequence of address, acknowledge and data transfer.

Fig. 3 - CURRENT ADDRESS READ


## RANDOM READ

Random Read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the $R / \bar{W}$ bit $=$ " 1 ", the master must first perform a "dummy" write operation on the SPD. The master issues the start condition, and the slave address followed by the word address. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the R/ W bit = " 1 ". This will be followed by an acknowledge from the SPD and then by the eight bits of data. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 4 for the sequence of address, acknowledge and data transfer.

Fig. 4 - RANDOM READ


## MB8504S072CA-102/-103/-102L/-103L

## SEQUENTIAL READ

Sequential Read can be initiated as either a current address read or random read. The first data are transmitted as with the other read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The SPD continues to output data for each acknowledge received. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 5 for the sequence of address, acknowledge and data transfer.
The data output is sequential, with the data from address( n ) followed by the data from address $(\mathrm{n}+1)$. The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 255), the counter "rolls over" to address 0 and the SPD continues to output data for each acknowledge received.

Fig. 5 - SEQUENTIAL READ


## 4. DC CHARACTERISTICS

| Parameter | Note | Symbol | Condition | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Input Leakage Current |  | SII | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {cc }}$ | -10 | 10 | $\mu \mathrm{A}$ |
| Output Leakage Current |  | Sıo | $0 \mathrm{~V} \leq \mathrm{V}_{\text {out }} \leq \mathrm{V}_{\text {cc }}$ | -10 | 10 | $\mu \mathrm{A}$ |
| Output Low Voltage | *1 | SvoL | $\mathrm{loL}=3.0 \mathrm{~mA}$ | - | 0.4 | V |

Note: *1. Referenced to Vss.

## MB8504S072CA-102/-103/-102L/-103L

## 5. AC CHARACTERISTICS

| No. | Parameter | Symbol | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| 1 | SCL Clock Frequency | fscl | - | 100 | KHz |
| 2 | Noise Suppression Time Constant at SCL, SDA Inputs | T ${ }_{1}$ | - | 100 | ns |
| 3 | SCL Low to SDA Data Out Valid | $t_{A A}$ | - | 3.5 | $\mu \mathrm{s}$ |
| 4 | Time the Bus Must Be Free Before a New Transmission Can Start | tbuF | 4.7 | - | $\mu \mathrm{s}$ |
| 5 | Start Condition Hold Time | thd:STA | 4.0 | - | $\mu \mathrm{s}$ |
| 6 | Clock Low Period | tıow | 4.7 | - | $\mu \mathrm{s}$ |
| 7 | Clock High Period | thigh | 4.0 | - | $\mu \mathrm{s}$ |
| 8 | Start Condition Setup Time | tsu:STA | 4.7 | - | $\mu \mathrm{s}$ |
| 9 | Data in Hold Time | thd:dat | 0 | - | $\mu \mathrm{S}$ |
| 10 | Data in Setup Time | tsu:Dat | 250 | - | ns |
| 11 | SDA and SCL Rise Time | $\mathrm{t}_{R}$ | - | 1 | $\mu \mathrm{s}$ |
| 12 | SDA and SCL Fall Time | tF | - | 300 | ns |
| 13 | Stop Condition Setup Time | tsu:sto | 4.7 | - | $\mu \mathrm{s}$ |
| 14 | Data Out Hold Time | toh | 100 | - | ns |
| 15 | Write Cycle Time | twr | - | 15 | ms |

Fig. 6 - TIMING WAVEFORM


## PACKAGE DIMENSION

168-pin plastic DIMM (socket type)
(MDS-168P-P41)

© 1998 FUUITSU LIMITED M168041SC-1-1
Dimension in mm (inches)

## FUJITSU LIMITED

For further information please contact:
Japan
FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: 81(44) 754-3763
Fax: 81(44) 754-3329
http://www.fujitsu.co.jp/

## North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179
Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179
http://www.fujitsumicro.com/

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
http://www.fujitsu-ede.com/
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LTD
\#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220
http://www.fmap.com.sg/

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.


[^0]:    - Un-buffered 168-pin DIMM Socket Type
    - 4096 Refresh Cycle every 65.6 ms (Lead pitch: 1.27 mm )
    - Auto and Self Refresh
    - Conformed to JEDEC Standard (4 CLK)
    - CKE Power Down Mode
    - Organization: 4,194,304 words $\times 72$ bits
    - DQM Byte Masking (Read/Write)
    - Memory: MB81F641642C ( $4 \mathrm{M} \times 16$, 4-bank) $\times 5 \mathrm{pcs}$ • Serial Presence Detect (SPD) with Serial EEPROM:
    - $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ Supply Voltage Intel SPD spec Rev 1.2A Format
    - All input/output LVTTL compatible
    - Module size:
    - Conformed to Intel PC/100 spec

