


**Ka-Band Power Amplifier**

**TGA4517-EPU**




**Key Features**

- Frequency Range: 31 - 37 GHz
- 35 dBm Nominal Psat
- 15 dB Nominal Gain
- 12 dB Nominal Return Loss
- Bias 5-6 V, 2 A Quiescent
- 0.15 um 3MI pHEMT Technology
- Chip Dimensions 4.35 x 3.90 x 0.05 mm (0.171 x 0.154 x 0.002) in

**Preliminary Measured Data**


Bias Conditions: Vd = 6 V, Idq = 2 A



**Primary Applications**

- Point-to-Point Radio
- Military Radar Systems
- Ka-Band Sat-Com

Bias Conditions: Vd = 6 V, Idq = 2 A, Duty = 20%  
@ Pin = 24 dBm



Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice

**TABLE I**  
**ABSOLUTE MAXIMUM RATINGS 1/**

SYMBOL	PARAMETER	VALUE	NOTES
V <sub>d</sub>	Drain Voltage	8 V	2/
V <sub>g</sub>	Gate Voltage Range	-3 TO 0 V	
I <sub>d</sub>	Drain Current (Under RF Drive)	4 A	2/ 3/
I <sub>g</sub>	Gate Current	141 mA	3/
P <sub>IN</sub>	Input Continuous Wave Power	TBD	
P <sub>D</sub>	Power Dissipation	18.3 W	2/ 4/
T <sub>CH</sub>	Operating Channel Temperature	150 °C	5/ 6/
T <sub>M</sub>	Mounting Temperature (30 Seconds)	320 °C	
T <sub>STG</sub>	Storage Temperature	-65 to 150 °C	

- 1/ These ratings represent the maximum operable values for this device.
- 2/ Combinations of supply voltage, supply current, input power, and output power shall not exceed P<sub>D</sub>.
- 3/ Total current for the entire MMIC.
- 4/ When operated at this bias condition (with RF applied) at a base plate temperature of 70 °C, the median life is 1E+6 hrs.
- 5/ Junction operating temperature will directly affect the device median time to failure (MTTF). For maximum life, it is recommended that junction temperatures be maintained at the lowest possible levels.
- 6/ These ratings apply to each individual FET.

**TABLE II**  
**DC PROBE TESTS**  
(T<sub>a</sub> = 25 °C, Nominal)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
V <sub>BVGD,Q1-Q2</sub>	Breakdown Voltage Gate-Drain	-30	-14	-11	V
V <sub>BVGD,Q15-Q30</sub>	Breakdown Voltage Gate-Drain	-30	-14	-11	V
V <sub>P,Q15-Q30</sub>	Pinch-Off Voltage	-1.5	-1	-0.5	V

Each FET Cell is 750um

*Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice*

**TABLE III**  
**ELECTRICAL CHARACTERISTICS**

(Ta = 25 °C, Nominal)

PARAMETER	TYPICAL	UNITS
Frequency Range	31 - 37	GHz
Drain Voltage, Vd	6	V
Drain Current (Quiescent), Idq	2	A
Gate Voltage, Vg	-0.5	V
Small Signal Gain, S21	15	dB
Input Return Loss, S11	14	dB
Output Return Loss, S22	12	dB
Output Power, Psat	35	dBm

**TABLE IV**  
**THERMAL INFORMATION**


PARAMETER	TEST CONDITIONS	T <sub>CH</sub> (°C)	R <sub>θJC</sub> (°C/W)	T <sub>M</sub> (HRS)
R <sub>θJC</sub> Thermal Resistance (channel to backside of carrier)	Vd = 6 V Idq = 2 A P <sub>diss</sub> = 12 W	122.3	4.36	1.2E+7

**Note:** Assumes eutectic attach using 1.5 mil 80/20 AuSn mounted to a 20 mil CuMo Carrier at 70°C baseplate temperature and with RF applied.


*Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice*

**Preliminary Measured Data**

Bias Conditions:  $V_d = 5-6\text{ V}$ ,  $I_{dq} = 2\text{ A}$ , Room Temp.





Bias Conditions:  $V_d = 5-6\text{ V}$ ,  $I_{dq} = 2\text{ A}$ , Duty = 20%, Room Temp.



Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice

**Preliminary Measured Data**



Bias Conditions:  $V_d = 5-6\text{ V}$ ,  $I_{dq} = 2\text{ A}$ , Room Temp.



Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice

### Preliminary Measured Data


Drain Current vs. Drain Voltage, Duty = 20%, Room Temp.



Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice


### Preliminary Measured Data

Bias Conditions:  $V_d = 5-6\text{ V}$ ,  $I_{dq} = 2\text{ A}$ , CW Power @  $P_{in} = 22\text{ dBm}$ , Room Temp.



Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice

**Mechanical Drawing**



Units: Millimeters (inches)

Thickness: 0.050 (0.002) (reference only)

Chip edge to bond pad dimensions are shown to center of bond pad

Chip size tolerance: +/- 0.051 (0.002)

RF Ground is backside of MMIC


Bond pad # 1:	(RF In)	0.125 x 0.200	(0.005 x 0.008)
Bond pad # 2, 18:	(Vg1)	0.125 x 0.125	(0.005 x 0.005)
Bond pad # 3, 17:	(Vd1)	0.125 x 0.125	(0.005 x 0.005)
Bond pad # 4, 16:	(Vg2)	0.125 x 0.125	(0.005 x 0.005)
Bond pad # 5, 15:	(Vd2)	0.125 x 0.125	(0.005 x 0.005)
Bond pad # 6, 14:	(Vg3)	0.125 x 0.125	(0.005 x 0.005)
Bond pad # 7, 13:	(Vg4)	0.125 x 0.125	(0.005 x 0.005)
Bond pad # 8, 12:	(Vd3)	0.125 x 0.125	(0.005 x 0.005)
Bond pad # 9, 11:	(Vd4)	0.125 x 0.125	(0.005 x 0.005)
Bond pad # 10:	(RF Out)	0.125 x 0.200	(0.005 x 0.008)

**GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.**

Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice



### Chip Assembly Diagram



**GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.**

Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice

## **Assembly Process Notes**

Reflow process assembly notes:

- Use AuSn (80/20) solder with limited exposure to temperatures at or above 300<sup>0</sup>C (30 seconds max).
- An alloy station or conveyor furnace with reducing atmosphere should be used.
- No fluxes should be utilized.
- Coefficient of thermal expansion matching is critical for long-term reliability.
- Devices must be stored in a dry nitrogen atmosphere.

Component placement and adhesive attachment assembly notes:

- Vacuum pencils and/or vacuum collets are the preferred method of pick up.
- Air bridges must be avoided during placement.
- The force impact is critical during auto placement.
- Organic attachment can be used in low-power applications.
- Curing should be done in a convection oven; proper exhaust is a safety concern.
- Microwave or radiant curing should not be used because of differential heating.
- Coefficient of thermal expansion matching is critical.

Interconnect process assembly notes:

- Thermosonic ball bonding is the preferred interconnect technique.
- Force, time, and ultrasonics are critical parameters.
- Aluminum wire should not be used.
- Maximum stage temperature is 200<sup>0</sup>C.

***GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.***

*Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice*