

I/O Type 8-Bit MTP MCU With EEPROM

Technical Document

- Tools Information
- FAQs
- <u>Application Note</u>
 - HA0086E HT48E MCU Series Using Assembly Language to Write to the 1K EEPROM Data Memory
 - HA0087E HT48E MCU Series Using C Language to Write to the 1K EEPROM Data Memory
 - HA0088E HT48E MCU Series Using Assembly Language to Write to the 2K EEPROM Data Memory
 - HA0089E HT48E MCU Series Using C Language to Write to the 2K EEPROM Data Memory

Features

- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{SYS}=8MHz: 3.3V~5.5V
- Low voltage reset function
- 13 bidirectional I/O lines (max.)
- Interrupt input shared with an I/O line
- 8-bit programmable timer/event counter with overflow interrupt and 8-stage prescaler
- · On-chip crystal and RC oscillator
- Watchdog Timer
- 1,000 erase/write cycles MTP program memory
- 1024×14 program memory ROM (MTP)
- 128×8 data memory EEPROM
- 64×8 data memory RAM
- Buzzer driving pair and PFD supported

- HALT function and wake-up feature reduce power consumption
- 2-level subroutine nesting
- Up to 0.5 μs instruction cycle with 8MHz system clock at V_DD=5V
- Bit manipulation instruction
- 14-bit table read instruction
- 63 powerful instructions
- 10⁶ erase/write cycles EEPROM data memory
- EEPROM data retention > 10 years
- · All instructions in one or two machine cycles
- In system programming (ISP)
- 18-pin DIP/SOP package 20-pin SSOP package


General Description

The HT48E06 is an 8-bit high performance, RISC architecture microcontroller device specifically designed for multiple I/O control product applications.


The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, HALT and wake-up functions, watchdog timer, buzzer driver, as well as low cost, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, etc.



Block Diagram



Pin Assignment





Pad Description

Pad Name	I/O	Options	Description
PA0~PA7	I/O	Pull-high* Wake-up	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up input by options. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options).
PB0/BZ PB1/BZ PB2	I/O	Pull-high* PB0 or BZ PB1 or BZ	Bidirectional 3-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options). The PB0 and PB1 are pin-shared with BZ and BZ, respectively. Once PB0 or PB1 is selected as buzzer driving output, the output signals come from an internal PFD generator (shared with timer/event counter).
VSS	_	_	Negative power supply, ground
PC0/INT PC1/TMR	I/O	Pull-high*	Bidirectional I/O lines. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options). The external interrupt and timer input are pin-shared with PC0 and PC1, respectively. The external interrupt input is activated on a high to low transition.
RES	Ι	_	Schmitt trigger reset input. Active low.
VDD	_	_	Positive power supply
OSC1 OSC2	I O	Crystal or RC	OSC1and OSC2 are connected to an RC network or Crystal (determined by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock.

Note: "*" All pull-high resistors are controlled by an option bit.

Absolute Maximum Ratings

Supply Voltage	V _{SS} –0.3V to V _{SS} +6.0V	Storage Temperature	.–50°C to 125°C
Input Voltage	$V_{SS}0.3V$ to $V_{DD}\text{+-}0.3V$	Operating Temperature	–40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=25°C

Cumbed.	Denemeter		Test Conditions		-	Maria	11	
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit	
M		_	f _{SYS} =4MHz	2.2	_	5.5	V	
V _{DD}	Operating Voltage	_	f _{SYS} =8MHz	3.3	_	5.5	V	
				_	0.6	1.5	mA	
I _{DD1}	Operating Current (Crystal OSC)	5V	No load, f _{SYS} =4MHz	_	2	4	mA	
1					0.8	1.5	mA	
I _{DD2}	Operating Current (RC OSC)	5V	No load, f _{SYS} =4MHz		2.5	4	mA	
I _{DD3}	Operating Current (Crystal OSC, RC OSC)	5V	No load, f _{SYS} =8MHz		4	8	mA	
1		3V		_	_	10	μA	
I _{STB1}	Standby Current (WDT Enabled)	5V	No load*, system HALT	_	_	15	μA	
1		3V		_	_	3	μA	
I _{STB2}	Standby Current (WDT Disabled)	5V	No load*, system HALT	_	_	5	μA	



Symbol	Deremeter		Test Conditions	N /Line	Turn	Max	11	
Symbol	Parameter	Parameter V _{DD} Conditions		Min.	Тур.	Max.	Unit	
V _{IL1}	Input Low Voltage for I/O Ports			0	_	$0.3V_{DD}$	V	
V _{IH1}	Input High Voltage for I/O Ports	_		0.7V _{DD}		V _{DD}	V	
V _{IL2}	Input Low Voltage (RES)	_		0		0.4V _{DD}	V	
V _{IH2}	Input High Voltage (RES)			0.9V _{DD}		V _{DD}	V	
V _{LVR}	Low Voltage Reset Voltage		LVR enabled	2.7	3.0	3.3	V	
		3V		4	8	_	mA	
I _{OL}	I/O Port Sink Current	5V	V _{OL} =0.1V _{DD}	10	20	—	mA	
		3V	V -0.0V	-2	-4	_	mA	
I _{OH}	DH I/O Port Source Current		V _{OH} =0.9V _{DD}	-5	-10	_	mA	
D		3V	_	20	60	100	kΩ	
R _{PH}	Pull-high Resistance	5V	_	10	30	50	kΩ	

Note: "*" All tests are conducted with the I/O pins setup as outputs and set to a low value.

A.C. Characteristics

Cumula al	Domenation		Test Conditions	M.:	_		1114	
Symbol	Parameter	Parameter V _{DD} Conditions		Min.	Тур.	Max.	Unit	
£	Sustan Clask (Crustel OSC)	_	2.2V~5.5V	400	_	4000	kHz	
f _{SYS1}	System Clock (Crystal OSC)	_	3.3V~5.5V	400	_	8000	kHz	
4		_	2.2V~5.5V	400	_	4000	kHz	
f _{SYS2}	System Clock (RC OSC)	_	3.3V~5.5V	400	_	8000	kHz	
£	Timer I/P Frequency (TMR)		2.2V~5.5V	0	_	4000	kHz	
f _{TIMER}			3.3V~5.5V	0	_	8000	kHz	
	Wetch to o O e illetter Devied	3V		45	90	180	μs	
twdtosc	Watchdog Oscillator Period	5V		32	65	130	μs	
t	Watchdog Time-out Period	3V		11	23	46	ms	
t _{WDT1}	(WDT OSC)	5V	Without WDT prescaler	8	17	33	ms	
t _{WDT2}	Watchdog Time-out Period (System Clock)		Without WDT prescaler	_	1024		t _{SYS}	
t _{RES}	External Reset Low Pulse Width	_	_	1	_		μs	
t _{SST}	System Start-up Timer Period	_	Wake-up from HALT	_	1024	_	t _{SYS}	
t _{INT}	Interrupt Pulse Width	_	—	1			μs	

Ta=25°C



Functional Description

Execution Flow

The HT48E06 system clock is derived from either a crystal or an RC oscillator and is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. This pipelining scheme ensures that instructions are effectively executed in one cycle. If an instruction changes the contents of the program counter, such as subroutine calls or jumps, in which case, two cycles are required to complete the instruction.

Program Counter – PC

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory.


After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading into the PCL register, subroutine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupt, the PC manages the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within the 256 locations.

When a control transfer takes place, an additional dummy cycle is required.



Mode	Program Counter									
Mode	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter Overflow	0	0	0	0	0	0	1	0	0	0
Skip	Program Counter+2									
Loading PCL	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program Counter

Note: *9~*0: Program counter bits #9~#0: Instruction code bits S9~S0: Stack register bits @7~@0: PCL bits



In System Programming

In system programming allows programming and reprogramming of HT48EXX microcontroller on application circuit board, this will save time and money, both during development in the lab. Using a simple 3-wire interface, the ISP communicates serially with the HT48EXX microcontroller, reprogramming program memory and EEPROM data memory on the chip.


Pin Name	Function	Description
PA0	SDATA	Serial data input/output
PA4	SCLK	Serial clock input
RES	RESET	Device reset
VDD	VDD	Power supply
VSS	VSS	Ground

ISP Pin Assignments

Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 1024×14 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:



Program	Memory
1 TOgram	INICITION V

Location 000H

This area is reserved for program initialization. After a chip reset, the program always begins execution at location 000H.

• Location 004H

This area is reserved for the external interrupt service program. If the \overline{INT} input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the timer/event counter interrupt service program. If a timer interrupt results from a timer/event counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

Table location

Any location in the program memory space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining 2-bits words are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in the TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending on the requirements.

Instruction	Table Location									
Instruction	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

P9~P8: Current program counter bits

Note: *9~*0: Table location bits

@7~@0: Table pointer bits



Stack Register – STACK

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 2 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.


If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 2 return addresses are stored).

Data Memory - RAM

The data memory has a capacity of 81×8 bits and is divided into two functional groups: special function registers and general purpose data memory (64×8). Most are read/write, but some are read only.

The special function registers include the Indirect addressing registers (IAR0;00H), Timer/event counter (TMR;0DH), Timer/event counter control register (TMRC;0EH), Program counter lower-order byte register (PCL;06H), Memory pointer registers (MP;01H), Accumulator (ACC;05H), Table pointer (TBLP;07H), Table higher-order byte register (TBLH;08H), Status register (STATUS;0AH), Interrupt control register (INTC;0BH), Watchdog Timer option setting register (WDTS;09H), I/O registers (PA;12H, PB;14H, PC;16H) and I/O control registers (PAC;13H, PBC;15H, PCC;17H). The remaining space before the 40H is reserved for future expanded usage and reading these locations will return the result "00H". The general purpose data memory, addressed from 40H to 7FH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP). The control register of the EEPROM data memory is located at [40H] in Bank 1.



RAM Mapping

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation on [00H] and [02H] access the RAM pointed to by MP0 (01H) and MP1 (03H), respectively. Reading location 00H or 02H indirectly returns the result 00H. Writing indirectly results in no operation. The function of data movement between two indirect addressing registers is not supported.

The memory pointer registers, MP0 and MP1, are both 7-bit registers used to access the RAM by combining corresponding indirect addressing registers. MP0.7 and MP1.7 are always "1". MP0 can only be applied to data memory in Bank 0, while MP1 can be applied to data memory in Bank 0 and Bank 1.

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.



Arithmetic and logic unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- · Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ...)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results from those intended. The TO flag can be affected only by a system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status are important and if the subroutine may corrupt the status register, precautions must be taken to save it properly.

Interrupt

The device provides an external interrupt and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable or disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of the INT and the related interrupt request flag (EIF; bit 4 of the INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 5 of the INTC), caused by a timer overflow.

Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6~7		Unused bit, read as "0"

Status (0AH) Register



Bit No.	Label	Function
0	EMI	Controls the master (global) interrupt (1= enable; 0= disable)
1	EEI	Controls the external interrupt (1= enable; 0= disable)
2	ETI	Controls the Timer/Event Counter 0 interrupt (1= enable; 0= disable)
3, 6~7		Unused bit, read as "0"
4	EIF	External interrupt request flag (1= active; 0= inactive)
5	TF	Internal Timer/Event Counter 0 request flag (1= active; 0= inactive)

INTC (0BH)Register

When the interrupt is enabled, the stack is not full and the TF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.


Interrupt Source	Priority	Vector
External Interrupt	1	04H
Timer/Event Counter Overflow	2	08H

The timer/event counter interrupt request flag (TF), external interrupt request flag (EIF), enable timer/event counter interrupt bit (ETI), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI, ETI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (TF, EIF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator Configuration

There are 2 oscillator circuits in the microcontroller.



System Oscillator

All of them are designed for system clocks, namely, external RC oscillator and external Crystal oscillator, which are determined by options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VDD is required and the resistance must range from $24k\Omega$ to $1M\Omega$. The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If a Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator. No other external components are required. In stead of a crystal, a resonator can also be connected between OSC1 and OSC2 to obtain a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode and the system clock is stopped, the oscillator still works within a period of 65μ s at 5V. The WDT oscillator can be disabled by options to conserve power.



HT48E06

Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator), instruction clock (system clock divided by 4), determines the options. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by options. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with a period of 65µs at 5V normally) is selected, it is first divided by 256 (8-stage) to get the nominal time-out period of 16.6ms at 5V. This time-out period may vary with temperatures, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2, 1, 0 of the WDTS) can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.2s at 5V. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operates in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by an external logic. The high nibble and bit 3 of the WDTS are reserved for user's defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS (09H) Register


The WDT overflow under normal operation will initialize a "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset" and only the Program Counter and SP are reset to zero. To clear the contents of WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction includes "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times is equal to one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times is equal to two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following:

- The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the cause for chip reset can be determined. The PDF flag is cleared by a system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and SP; the others remain in their original status.



Watchdog Timer

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake-up the device by options. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, a regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 (system clock period) to resume to normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the Program Counter and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT

Note: "u" stands for unchanged

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or $\overline{\text{RES}}$ reset) or the system awakes from the HALT state.

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable an SST delay.


An extra option load time delay is added during system reset (power-up, WDT time-out at normal mode or $\overline{\text{RES}}$ reset).

The functional unit chip reset status are shown below.


r	·
Program Counter	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
Stack Pointer	Points to the top of the stack



Reset Timing Chart



Note: "*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.



Reset Configuration



Register	Reset (Power-on)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
MP0	-xxx xxxx	-นนน นนนน	-นนน นนนน	-นนน นนนน	-นนน นนนน
MP1	-xxx xxxx	-นนน นนนน	-นนน นนนน	-uuu uuuu	-นนน นนนน
BP	0000 0000	0000 0000	0000 0000	0000 0000	นนนน นนนน
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
Program Counter	000H	000H	000H	000H	000H
TBLP	xxxx xxxx	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	սսսս սսսս
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	00 -000	00 -000	00 -000	00 -000	uu -uuu
TMR	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMRC	00-0 1000	00-0 1000	00-0 1000	00-0 1000	นน-น นนนน
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PB	111	111	111	111	uuu
PBC	111	111	111	111	uuu
PC	11	11	11	11	uu
PCC	11	11	11	11	uu
EECR	1000	1000	1000	1000	uuuu

The registers status is summarized in the following table.

Note: "*" stands for "warm reset" "u" stands for "unchanged"

"x" stands for "unknown"

Timer/Event Counter

A timer/event counter (TMR) is implemented in the microcontroller. The timer/event counter contains an 8-bit programmable count-up counter and the clock may come from an external source or from the system clock.

Using an external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. Using the internal clock allows the user to generate an accurate time base.

The timer/event counter can generate PFD signals by using external or internal clock and the PFD frequency is determine by the equation $f_{INT}/[2\times(256-N)]$.

There are two registers related to the timer/event counter; TMR ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location; writing to TMR makes the starting value be placed in the timer/event counter preload register and reading TMR retrieves the contents of the timer/event counter. The TMRC is a timer/event counter control register, which defines some options.

The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means that the clock source comes from an exter-

nal (TMR) pin. The timer mode functions as a normal timer with the clock source coming from the $f_{\rm INT}$ clock. The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR). The counting is based on the $f_{\rm INT}$ clock.

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFH. Once over-flow occurs, the counter is reloaded from the timer/event counter preload register and generates the interrupt request flag (TF; bit 5 of the INTC) at the same time.

In the pulse width measurement mode with the TON and TE bits equal to one, once the TMR has received a transient from low to high (or high to low if the TE bit is "0") it will start counting until the TMR returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient



edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (TON; bit 4 of the TMRC) should be set to "1". In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instructions. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a "0" to ETI can disable the corresponding interrupt services.


In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register will also

reload that data to the timer/event counter. But if the timer/event counter is turned on, data written to it will only be kept in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs. When the timer/event counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may result in a counting error, this must be taken into consideration by the programmer.

Bit0~bit2 of the TMRC can be used to define the pre-scaling stages of the internal clock sources of the timer/event counter. The definitions are as shown. The overflow signal of the timer/event counter can be used to generate PFD signals for buzzer driving.

Bit No.	Label	Function
0~2	PSC0~PSC2	$ \begin{array}{l} \mbox{Defines the prescaler stages, PSC2, PSC1, PSC0=} \\ 000: \ f_{INT} = f_{SYS}/2 \\ 001: \ f_{INT} = f_{SYS}/4 \\ 010: \ f_{INT} = f_{SYS}/8 \\ 011: \ f_{INT} = f_{SYS}/16 \\ 100: \ f_{INT} = f_{SYS}/32 \\ 101: \ f_{INT} = f_{SYS}/64 \\ 110: \ f_{INT} = f_{SYS}/128 \\ 111: \ f_{INT} = f_{SYS}/256 \end{array} $
3	TE	Defines the TMR active edge of the timer/event counter: In Event Counter Mode (TM1,TM0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (TM1,TM0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge
4	TON	Enable or disable timer 0 counting (0=disable; 1=enable)
5	_	Unused bit, read as "0"
6 7	TM0 TM1	Defines the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMRC (0EH) Register



Timer/Event Counter



Input/Output Ports

There are 13 bidirectional input/output lines in the microcontroller, labeled from PA to PC, which are mapped to the data memory of [12H], [14H], [16H], respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H or 16H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register must write a "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H and 17H.

After a chip reset, these input/output lines remain at high levels or in a floating state (depending on the pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H or 16H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. The highest 6-bit of port C and 5-bit of port B are not physically implemented; on reading them a "0" is returned whereas writing then results in no operation. See Application note.

There is a pull-high option available for all I/O lines (bit option). Once the pull-high option of an I/O line is selected, the I/O line has a pull-high resistor. Otherwise, the pull-high resistor is absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.

The PB0 and PB1 are pin-shared with BZ and $\overline{\text{BZ}}$, respectively. If the BZ/ $\overline{\text{BZ}}$ option is selected, the output signal in output mode of PB0/PB1 will be the PFD signal generated by the Timer/Event Counter 0 overflow signal. The input mode always remain in its original functions. Once the BZ/ $\overline{\text{BZ}}$ option is selected, the buzzer output signals are controlled by the PB0 data register only.


PB0 I/O	I	I	I	I	0	0	0	0	0	0
PB1 I/O	Ι	0	0	0	I	I	I	0	0	0
PB0/PB1 Mode	х	С	В	В	С	В	В	С	В	В
PB0 Data	х	х	0	1	D	0	1	D ₀	0	1
PB1 Data	х	D	х	х	х	х	х	D ₁	х	х
PB0 Pad Status	Ι	Ι	I	I	D	0	В	D ₀	0	В
PB1 Pad Status	Ι	D	0	В	I	I	I	D ₁	0	В

The I/O functions of PB0/PB1 are shown below.

Note: "I" input, "O" output, "D, D_0 , D_1 " data,

"B" buzzer option, BZ or BZ, "x" don't care "C" CMOS output





Input/Output Ports

The PC0 and PC1 are pin-shared with $\overline{\text{INT}}$ and TMR pins, respectively.

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.


Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device drops to within a range of $0.9V \sim V_{LVR}$, such as when changing a battery, the LVR will automatically reset the device internally.

The LVR includes the following specifications:


- The low voltage (0.9V~VLVR) has to remain in its original state for longer than 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and will not perform a reset function.
- The LVR uses an "OR" function with the external RES signal to perform a chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.






- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before starting the normal operation.
 - *2: Since low voltage state has to be maintained its original state for longer than 1ms, therefore after 1ms delay, the device enters the reset mode.

EEPROM Data Memory

The 128×8 bits EEPROM data memory is readable and writable during normal operation. It is indirectly addressed through the control register EECR ([40H] in Bank 1). The EECR can be read and written to only by indirect addressing mode using MP1.

Bit No.	Label	Function		
0~3	_	Unused bit, read as "0"		
4	CS	EEPROM data memory select		
5	SK	Serial clock input to EEPROM data memory		
6	DI	Serial data input to EEPROM data memory		
7	DO	Serial data output from EEPROM data memory		

EECR (40H) Register



EEPROM Data Memory Block Diagram




Ta=25°C

The EEPROM data memory is accessed via a three-wire serial communication interface by writing to EECR. It is arranged into 128 words by 8 bits. The EEPROM data memory contains seven instructions: READ, ERASE, WRITE, EWEN, EWDS, ERAL and WRAL. These instructions are all made up of 10 bits data: 1 start bit, 2 op-code bits and 7 address bits.

By writing CS, SK and DI, these instructions can be given to the EEPROM. These serial instruction data presented at the DI will be written into the EEPROM data memory at the rising edge of SK. During the READ cycle, DO acts as the data output and during the WRITE or ERASE cycle, DO indicates the BUSY/READY status. When the DO is active for read data or as a BUSY/ READY indicator the CS pin must be high; otherwise DO will be in a high state. For successful instructions, CS must be low after the instruction is sent. After power-on, the device is by default in the EWDS state. An EWEN instruction must be performed before any ERASE or WRITE instruction can be executed.

The following are the functional descriptions and timing diagrams of all seven instructions.



EECR A.C. Characteristics

Council of	Dementer	V _{CC} =5	V±10%	V _{CC} =2.2	11	
Symbol	Parameter	Min.	Max.	Min.	Max.	– Unit
f _{SK}	Clock Frequency	0	2	0	1	MHz
t _{SKH}	SK High Time	250	_	500		ns
t _{SKL}	SK Low Time	250	_	500		ns
t _{CSS}	CS Setup Time	50		100		ns
t _{CSH}	CS Hold Time	0		0		ns
t _{CDS}	CS Deselect Time	250	_	250		ns
t _{DIS}	DI Setup Time	100	_	200		ns
t _{DIH}	DI Hold Time	100	_	200		ns
t _{PD1}	DO Delay to "1"		250		500	ns
t _{PD0}	DO Delay to "0"		250		500	ns
t _{SV}	Status Valid Time		250	_	250	ns
t _{HZ}	DO Disable Time	100	_	200		ns
t _{PR}	Write Cycle Time Per Word		2	_	5	ms



READ

The READ instruction will stream out data at a specified address on the DO. The data on DO changes during the low-to-high edge of SK. The 8 bits data stream is preceded by a logical "0" dummy bit. Irrespective of the condition of the EWEN or EWDS instruction, the READ command is always valid and independent of these two instructions. After the data word has been read the internal address will be automatically incremented by 1 allowing the next consecutive data word to be read out without entering further address data. The address will wrap around with CS High until CS returns to Low.

EWEN/EWDS

The EWEN/EWDS instruction will enable or disable the programming capabilities. At both the power-on and power off state the device automatically enters the disable mode. Before a WRITE, ERASE, WRAL or ERAL instruction is given, the programming enable instruction EWEN must be issued, otherwise the ERASE/WRITE instruction is invalid. After the EWEN instruction is issued, the programming enable condition remains until power is turned off or an EWDS instruction is given. No data can be written into the EEPROM data memory in the programming disabled state. By so doing, the internal memory data can be protected.

ERASE

The ERASE instruction erases data at the specified addresses in the programming enable mode. After the ERASE op-code and the specified address have been issued, the data erase is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signals for the internal erase, so the SK clock is not required. During the internal erase, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over, the DO will return to high and further instructions can be executed.

WRITE


The WRITE instruction writes data into the EEPROM data memory at the specified addresses in the programming enable mode. After the WRITE op-code and the specified address and data have been issued, the data writing is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signal for the internal writing, so the SK clock is not required. The auto-timing write cycle includes an automatic erase-before-write capability. So, it is not necessary to erase data before the WRITE instruction. During the internal writing, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over, the DO will return to high and further instructions can be executed.

ERAL

The ERAL instruction erases the entire 128×8 memory cells to a logical "1" state in the programming enable mode. After the erase-all instruction set has been issued, the data erase feature is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signal for the erase-all operation, so the SK clock is not required. During the internal erase-all operation, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over, the DO will return to high and further instruction can be executed.

WRAL

The WRAL instruction writes data into the entire 128×8 memory cells in the programming enable mode. After the write-all instruction set has been issued, the data writing is activated by a falling edge of CS. Since the internal auto-timing generator provides all timing signals for the write-all operation, so the SK clock is not required. During the internal write-all operation, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over the DO will return to high and further instruction can be executed.




EECR Control Timing Diagrams


• READ




• EWEN/EWDS




WRITE



• ERASE




• ERAL





• WRAL



EEPROM Data Memory Instruction Set Summary

Instruction	Comments	Start bit	Op Code	Address	Data
READ	Read data	1	10	A6~A0	D7~D0
ERASE	Erase data	1	11	A6~A0	_
WRITE	Write data	1	01	A6~A0	D7~D0
EWEN	Erase/Write Enable	1	00	11XXXXX	_
EWDS	Erase/Write Disable	1	00	00XXXXX	_
ERAL	Erase All	1	00	10XXXXX	_
WRAL	Write All	1	00	01XXXXX	D7~D0

Note: "X" stands for "don't care"


Options

The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure having a properly functioning system.

No.	Options
1	WDT clock source: WDTOSC or f _{SYS} /4 or disable
2	WDT function: enable or disable
3	LVR function: enable or disable
4	CLRWDT instruction: one or two clear WDT instruction(s)
5	System oscillator: RC or crystal
6	Pull-high resistors (PA~PC): none or pull-high
7	BZ function: enable or disable
8	PA0~PA7 wake-up: enable or disable



Application Circuits



The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For reference only)

Crystal or Resonator	C1, C2	R1				
4MHz Crystal	0pF	10kΩ				
4MHz Resonator	10pF	12kΩ				
3.58MHz Crystal	0pF	10kΩ				
3.58MHz Resonator	25pF	10kΩ				
2MHz Crystal & Resonator	25pF	10kΩ				
1MHz Crystal	35pF	27kΩ				
480kHz Resonator	300pF	9.1kΩ				
455kHz Resonator	300pF	10kΩ				
429kHz Resonator	300pF	10kΩ				
The function of the resistor R1 is to ensure	The function of the resistor R1 is to ensure that the oscillator will switch off should low voltage conditions occur.					

Such a low voltage, as mentioned here, is one which is less than the lowest value of the MCU operating voltage. Note however that if the LVR is enabled then R1 can be removed.

Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES high.

"*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^$	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c} 1\\ 1\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\$	Z Z Z Z Z Z Z Z Z Z Z
Increment & D	Decrement		
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array} $	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array}$	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation			
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 ${\bf \sqrt{:}}$ Flag is affected

-: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m] Description	The conte	-	nd carry to						
	The contents of the specified data memory, accumulator and the carry flag are added multaneously, leaving the result in the accumulator.								
Operation	$ACC \leftarrow A$	CC+[m]+0	C						
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
		_	\checkmark	\checkmark	\checkmark				
ADCM A,[m]	Add the a	ocumulato	or and carr	y to data r	nemory				
Description		The contents of the specified data memory, accumulator and the carry flag are added multaneously, leaving the result in the specified data memory.							
Operation	$[m] \leftarrow AC$	C+[m]+C							
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
		_	\checkmark	\checkmark	\checkmark	\checkmark			
ADD A,[m]	Add data	memory to	o the accur	mulator					
Description	The conte	Add data memory to the accumulator The contents of the specified data memory and the accumulator are added. The resu stored in the accumulator.							
Operation	$ACC \leftarrow A$	CC+[m]							
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
		_	\checkmark	\checkmark	\checkmark				
ADD A,x	Add imm	ediate data	a to the acc	cumulator					
Description	The conte accumula		accumulat	or and the	specified of	lata are			
Operation	$ACC \leftarrow A$	CC+x							
Affected flag(s)									
	ТО	PDF	OV	Z	AC	С			
			\checkmark	\checkmark	\checkmark				
ADDM A,[m]	Add the a	ocumulato	or to the da	ita memor	V				
Description	The conte		specified of		-	e accun			
Operation	$[m] \leftarrow AC$	C+[m]							
Affected flag(s)									
	то	PDF	OV	Z	AC	С			
	10		-		-				



AND A,[m]	Logical AN	D accum	ulator with	data men	nory	
Description	Data in the eration. Th			•		nory perfo
Operation	$ACC \leftarrow AC$	C "AND"	[m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_			_	
AND A,x	Logical AN	D immed	iate data to	the accu	imulator	
Description	Data in the The result i			-	ed data per	form a bi
Operation	$ACC \leftarrow AC$	C "AND"	x			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		—	_		—	_
ANDM A,[m]	Logical AN	D data m	emory with	the accu	mulator	
Description	Data in the eration. Th	-		•		ator perfo
Operation	$[m] \leftarrow ACC$; "AND" [m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_				_
CALL addr	Subroutine	call				
Description	The instruct program co this onto the with the inst	ounter inclue ne stack.	rements or The indica	ice to obta ted addre	ain the add	ress of the
Operation	Stack ← Pi Program C	-				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	то —	PDF	OV —	Z 	AC	C
CLR [m]	TO — Clear data	_	OV —	Z	AC	C —
CLR [m] Description	_	 memory		_		
	Clear data	memory its of the		_		
Description	Clear data The conter	memory its of the		_		
Description Operation	Clear data The conter	memory its of the		_		



CLR [m].i	Clear bit o	of data me	mory			
Description		of the spec	ified data ı	memory is	cleared to	o 0.
Operation	[m].i ← 0					
Affected flag(s)	ТО	PDF	OV	Z	AC	С
	10	FDF	00	2	AC	
			_			_
CLR WDT	Clear Wa	tchdog Tim	ner			
Description	The WDT cleared.	is cleared	(clears the	e WDT). Th	ne power o	lown bit (P
Operation	WDT $\leftarrow 0$					
Affected flag(s)	PDF and	10 <i>←</i> 0				
Allected liag(s)	ТО	PDF	OV	Z	AC	С
	0	0	_	_		
CLR WDT1	Preclear \	Natchdog	Timer			
Description	of this inst	with CLR V truction wit instruction	hout the ot	ther precle	ar instruct	ion just se
Operation	WDT \leftarrow 0 PDF and					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	0*	0*	—			—
CLR WDT2	Preclear	Natchdog	Timer			
Description	of this ins	with CLR V truction wi	thout the o	other prec	lear instru	ction, sets
Operation	WDT \leftarrow 0 PDF and					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	0*	0*	—			_
CPL [m]	Complem	ent data m	nemory			
Description		of the spectoriously con				
Operation	[m] ← [m]					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_		\checkmark		_
						•



CPLA [m]	Complen	nent data m	emory and	d place rea	sult in the	accumula	tor
Description	which pre	eviously cor	ntained a 1	are chang	jed to 0 an	d vice-ver	ented (1's complement). Bits sa. The complemented result emory remain unchanged.
Operation	$ACC \leftarrow [$]					
Affected flag(s)							
	то	PDF	OV	Z	AC	С]
				\checkmark	_]
DAA [m]	Decimal-	Adjust accı	umulator fo	or addition			
Description	lator is di carry (AC justment carry (AC	vided into t 1) will be d is done by	two nibbles one if the lo adding 6 to t; otherwise	a. Each nil ow nibble of the origin the origin the origin	oble is adj of the accu nal value if nal value re	usted to th imulator is the origin emains un	Decimal) code. The accumu- he BCD code and an internal s greater than 9. The BCD ad- al value is greater than 9 or a achanged. The result is stored ted.
Operation	then [m]. else [m]. and If ACC.7 [,] then [m].	~ACC.0 >9 3~[m].0 ← 3~[m].0 ← 0 ~ACC.4+A0 7~[m].4 ← 0 7~[m].4 ← 0	(ACC.3~A((ACC.3~A(C1 >9 or C ACC.7~AC	CC.0), AC =1 CC.4+6+A	1=0 C1,C=1		
Affected flag(s)		[]. · · ·			,		
	то	PDF	OV	Z	AC	С]
				_		\checkmark	-
DEC [m]	Decreme	ent data me	mory				
Description	Data in th	ne specified	data men	nory is de	cremented	l by 1.	
Operation	[m] ← [m]–1					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	-
		—	—	\checkmark	—		
DECA [m]	Decreme	ent data me	mory and p	place resu	lt in the ad	ccumulato	ır
Description		ne specified contents of					ng the result in the accumula-
Operation	$ACC \leftarrow [$	m]–1					
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	
	_	_	—	\checkmark	—	_	



HALT	Enter pov	ver down n	node							
Description	the RAM a	uction stop and registe is set and	rs are reta	ined. The	WDT and	prescale				
Operation	Program PDF $\leftarrow 1$ TO $\leftarrow 0$	Counter ←	Program	Counter+	1					
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
	0	1	—		—	—				
INC [m]	Incremen	t data men	nory							
Description	Data in th	e specified	d data men	nory is inc	remented	by 1				
Operation	[m] ← [m]	+1								
Affected flag(s)										
	то	PDF	OV	Z	AC	С				
				√		-				
				v						
INCA [m]	Incremen	t data men	nory and p	lace resul	t in the acc	cumulato				
Description		e specified ontents of		•		-				
Operation	ACC ← [r		ine uala n	lemory rei		angeu.				
	лос — [i									
Affected flag(s)	то	DDE	0)/	7		0				
	то	PDF	OV	Z	AC	С				
JMP addr	Directly ju	ımp								
Description			The program counter are replaced with the directly-specified address unconditionally, a control is passed to this destination.							
Operation				allon.						
Operation	Program	Counter \leftarrow	addr	au011.						
Affected flag(s)	Program	Counter ←	addr	allon.						
	Program TO	Counter ← PDF	addr OV	Z	AC	С				
					AC	C				
Affected flag(s)		PDF	OV —	Z	AC —	C				
Affected flag(s) MOV A,[m]	TO — Move data	PDF — a memory	OV — to the accu	Z umulator						
Affected flag(s) MOV A,[m] Description	TO — Move data	PDF	OV — to the accu	Z umulator						
Affected flag(s) MOV A,[m]	TO — Move data	PDF — a memory ents of the	OV — to the accu	Z umulator						
Affected flag(s) MOV A,[m] Description	TO — Move data The conte	PDF — a memory ents of the	OV — to the accu	Z umulator						
Affected flag(s) MOV A,[m] Description Operation	TO — Move data The conte	PDF — a memory ents of the	OV — to the accu	Z umulator						
Affected flag(s) MOV A,[m] Description Operation	TO — Move data The conte ACC \leftarrow [r	PDF — a memory ents of the n]	OV — to the accu specified c	Z umulator data memo						

Rev. 1.30



MOV A,x	Move immediate data to the accumulator	
Description	The 8-bit data specified by the code is loaded into the accumulator.	
Operation	$ACC \leftarrow x$	
Affected flag(s)		
	TO PDF OV Z AC C	
MOV [m],A	Move the accumulator to data memory	4-4-
Description	The contents of the accumulator are copied to the specified data memory (one of the c memories).	lata
Operation	[m] ←ACC	
Affected flag(s)		
	TO PDF OV Z AC C	
NOP	No operation	
Description	No operation is performed. Execution continues with the next instruction.	
Operation	Program Counter ← Program Counter+1	
Affected flag(s)		
	TO PDF OV Z AC C	
OR A,[m]	Logical OR accumulator with data memory	
Description	Data in the accumulator and the specified data memory (one of the data memories)	per-
	form a bitwise logical_OR operation. The result is stored in the accumulator.	
Operation	$ACC \leftarrow ACC "OR" [m]$	
Affected flag(s)		
	TO PDF OV Z AC C	
	Logical OD immediate data to the accumulator	
OR A,x	Logical OR immediate data to the accumulator	ion
Description	Data in the accumulator and the specified data perform a bitwise logical_OR operat The result is stored in the accumulator.	ION.
Operation	$ACC \leftarrow ACC "OR" x$	
Affected flag(s)		
	TO PDF OV Z AC C	
ORM A,[m]	Logical OR data memory with the accumulator	
Description	Data in the data memory (one of the data memories) and the accumulator perform bitwise logical_OR operation. The result is stored in the data memory.	na
Operation	[m] ←ACC ″OR″ [m]	
Affected flag(s)		
	TO PDF OV Z AC C	



Description The program counter is restored from the stack. This is a 2-cy Operation Program Counter \leftarrow Stack Affected flag(s) \overline{TO} PDF OV Z AC C RET A,x Return and place immediate data in the accumulator Description The program counter is restored from the stack and the accumulator Description Program Counter \leftarrow Stack AC C Operation Program Counter \leftarrow Stack ACC $\leftarrow - x$ Affected flag(s) \overline{TO} PDF OV Z AC C RETI Return from interrupt Description The program counter is restored from the stack, and interrupts EMI bit. EMI is the enable master (global) interrupt bit. Operation Program Counter \leftarrow Stack RETI Return from interrupt Description The program counter is restored from the stack, and interrupt bit. Operation Operation TO PDF OV Z AC C Affected flag(s) TO PDF OV Z AC C Mile tell Poly Q AC C C C Mile tell Poly	RET	Return fro	om subrou	tine			
Affected flag(s) TO PDF OV Z AC C	Description	The prog	ram counte	er is restor	ed from th	e stack. T	his is a 2-
TOPDFOVZACCRET A,xReturn and place immediate data in the accumulatorDescriptionThe program counter is restored from the stack and the accum fied 8-bit immediate data.OperationProgram Counter \leftarrow Stack ACC \leftarrow xAffected flag(s) \overline{TO} PDFOVZACCRETIReturn from interruptDescriptionThe program counter is restored from the stack, and interrup EMI bit. EMI is the enable master (global) interrupt bit.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s) \overline{TO} PDFOVZACCRL [m]Rotate data memory leftDescriptionIme contents of the specified data memory are rotated 1 bit leftOperation[m].(+1) \leftarrow [m].i; [m].ibit i of the data memory (i=0~6)(m].0 \leftarrow [m].7Affected flag(s)TOPDFOVZACCRLA [m]Rotate data memory left and place result in the accumulatorDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)	Operation	Program	Counter ←	- Stack			
RET A,x Return and place immediate data in the accumulator Description The program counter is restored from the stack and the accum Operation Program Counter \leftarrow Stack ACC $\leftarrow x$ Affected flag(s) Image: The program counter is restored from the stack, and the accum Image: The program counter \leftarrow Stack ACC $\leftarrow x$ Affected flag(s) Image: The program counter is restored from the stack, and interrupt Description The program counter is restored from the stack, and interrupt Description The program counter is restored from the stack, and interrupt Description Program Counter \leftarrow Stack EMI $\leftarrow 1$ Affected flag(s) Image: The program counter \leftarrow Stack EMI $\leftarrow 1$ Affected flag(s) Image: The contents of the specified data memory are rotated 1 bit left Operation [m].(i+1) $\leftarrow [m].i; [m].i:bit i of the data memory (i=0-6) [m].0 \leftarrow [m].7 Affected flag(s) Image: The accumulator Image: The accumulator Image: The accumulator Description Data in the specified data memory is rotated 1 bit left with bit 7 Image: The acc$	Affected flag(s)						
DescriptionThe program counter is restored from the stack and the accum fied 8-bit immediate data.OperationProgram Counter \leftarrow Stack ACC \leftarrow xAffected flag(s)TO PDF PDF OV PDF OV CV Z AC C		то	PDF	OV	Z	AC	С
DescriptionThe program counter is restored from the stack and the accurring the 8-bit immediate data.OperationProgram Counter \leftarrow Stack ACC \leftarrow xAffected flag(s)TOPDFOVZACC $ -$ RETIReturn from interruptDescriptionThe program counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s)TOPDFOVZACC $ -$ RL [m]Rotate data memory left DescriptionThe contents of the specified data memory (i=0~6) [m].0 \leftarrow [m].7Affected flag(s)TOPDFOVZACC $ -$ RL [m]Rotate data memory left and place result in the accumulator [m].0 \leftarrow [m].7Rotate data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)TOPDFOVZACCTOPDFOVZACCDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)Affected flag(s)TOPDFOVZACC		_	_	_			_
fied 8-bit immediate data. Operation Program Counter \leftarrow Stack Affected flag(s) \overline{TO} PDF OV Z AC C Image: transmission of the stack of the s	RET A,x	Return ar	nd place in	nmediate c	lata in the	accumula	itor
ACC $\leftarrow x$ Affected flag(s) Image: Tool PDF OV Z AC C Image: Description The program counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit. Operation Program Counter \leftarrow Stack EMI \leftarrow 1 Affected flag(s) Image: Tool PDF OV Z AC C Image: Tool PDF OV Z AC C <t< td=""><td>Description</td><td></td><td></td><td></td><td>ed from the</td><td>stack and</td><td>the accur</td></t<>	Description				ed from the	stack and	the accur
Affected flag(s) TO PDF OV Z AC C $ -$ RETI Return from interrupt Description The program counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit. Operation Program Counter \leftarrow Stack EMI \leftarrow 1 Affected flag(s) TO PDF OV Z AC C RL [m] Rotate data memory left Description The contents of the specified data memory (i=0~6) [m].0 \leftarrow [m].7 Affected flag(s) TO PDF OV Z AC C RL [m] Rotate data memory left The contents of the specified data memory (i=0~6) [m].0 \leftarrow [m].7 AC C Affected flag(s) TO PDF OV Z AC C RLA [m] Rotate data memory left and place result in the accumulator Description Data in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 \leftarrow [m].7 Affected flag(s) ACC. (i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow [m].7	Operation	-		- Stack			
TOPDFOVZACC $ -$ RETIReturn from interruptDescriptionThe program counter is restored from the stack, and interruptEMI bit. EMI is the enable master (global) interrupt bit.OperationProgram Counter \leftarrow StackEMI \leftarrow 1Affected flag(s)TOPDFOVZACC $ -$ RL [m]Rotate data memory leftDescriptionThe contents of the specified data memory are rotated 1 bit leftOperation[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0-6)[m].0 \leftarrow [m].7Affected flag(s)TOPDFOVZRLA [m]Rotate data memory left and place result in the accumulatorDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0-6)RLA [m]Rotate data memory left and place result in the accumulatorDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memoryOperationACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0-6) ACC.0 \leftarrow [m].7Affected flag(s)Affected flag(s)	Affected flag(s)	ACC \leftarrow x					
RETI Return from interrupt Description The program counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit. Operation Program Counter \leftarrow Stack EMI \leftarrow 1 Affected flag(s) TO PDF OV Z Affected flag(s) To PDF OV Z AC C	Anected hag(3)	ТО	PDF	OV	7	AC	С
DescriptionThe program counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s) $\boxed{TO PDF OV Z AC C}$ $_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ $							
DescriptionThe program counter is restored from the stack, and interrupt EMI bit. EMI is the enable master (global) interrupt bit.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s) $\boxed{TO PDF OV Z AC C}$ $_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ $							
EMI bit. EMI is the enable master (global) interrupt bit.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s) \overline{TO} PDFOVZACC $ -$ RL [m] Rotate data memory leftDescriptionThe contents of the specified data memory are rotated 1 bit leftOperation[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)(m].0 \leftarrow [m].7Rotate data memory left and place result in the accumulatorDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6)RLA [m]Rotate data memory left and place result in the accumulatorDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)Affected flag(s)	RETI	Return fro	om interrup	ot			
EMI \leftarrow 1Affected flag(s) $\boxed{\text{TO} \text{PDF} \text{OV} \text{Z} \text{AC} \text{C}}{ - $	Description						
TOPDFOVZACC $ -$ RL [m]Rotate data memory leftDescriptionThe contents of the specified data memory are rotated 1 bit leOperation[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)(m].0 \leftarrow [m].7Affected flag(s)TOPDFOVZACC $ -$ RLA [m]Rotate data memory left and place result in the accumulatorDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data nemory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)Affected flag(s)	Operation	0	Counter ←	- Stack			
Image: marked state system Image: marked state system Image: marked state system RL [m] Rotate data memory left Description The contents of the specified data memory are rotated 1 bit left Operation [m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 \leftarrow [m].7 Affected flag(s) Image: marked state system Image: marked system <td>Affected flag(s)</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Affected flag(s)						
DescriptionThe contents of the specified data memory are rotated 1 bit leftOperation $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $[m].0 \leftarrow [m].7$ Affected flag(s) $\boxed{TO PDF OV Z AC C}$ $_ _ _ _ _ _ _ _ _ _ _ _ _$ RLA [m] Rotate data memory left and place result in the accumulator DescriptionDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory $ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $ACC.0 \leftarrow [m].7$ Affected flag(s)		то	PDF	OV	Z	AC	С
DescriptionThe contents of the specified data memory are rotated 1 bit leftOperation $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $[m].0 \leftarrow [m].7$ Affected flag(s) $\boxed{\textbf{TO} \textbf{PDF} \textbf{OV} \textbf{Z} \textbf{AC} \textbf{C} \hfill - \hfil$			_		_		_
DescriptionThe contents of the specified data memory are rotated 1 bit leftOperation $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $[m].0 \leftarrow [m].7$ Affected flag(s) $\boxed{\textbf{TO} \textbf{PDF} \textbf{OV} \textbf{Z} \textbf{AC} \textbf{C} \hfill - \hfil$	RL [m]	Rotate da	ata memor	v left			
Operation $[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $[m].0 \leftarrow [m].7$ Affected flag(s) $\boxed{TO PDF OV Z AC C}$ $- - - - -$ RLA [m] Rotate data memory left and place result in the accumulator DescriptionDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)					lata memo	ry are rota	ted 1 bit le
TOPDFOVZACCRLA [m]Rotate data memory left and place result in the accumulatorDescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)		[m].(i+1)	← [m].i; [m				
RLA [m]Rotate data memory left and place result in the accumulatorDescriptionData in the specified data memory is rotated 1 bit left with bit rotated result in the accumulator. The contents of the data memory (i=0~6)OperationACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)	Affected flag(s)						
DescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)		то	PDF	OV	Z	AC	С
DescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data memory (i=0~6) ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow [m].7Affected flag(s)			—	—	—		
DescriptionData in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data nOperation $ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$ $ACC.0 \leftarrow [m].7$ Affected flag(s)	RLA [m]	Rotate da	ata memor	y left and p	place resul	t in the ac	cumulator
ACC.0 \leftarrow [m].7 Affected flag(s)			•		5		
	Operation		,	m].i:bit i of	f the data r	memory (i	=0~6)
TO PDF OV Z AC C	Affected flag(s)						
		ТО	PDF	OV	Z	AC	С
			_	_	_	_	_



RLC [m]	Rotate da	ta memor	y left throu	igh carry			
Description			•		•		g are rotated 1 bit left. Bit 7 re- bit 0 position.
Operation	[m].(i+1) ∢ [m].0 ← C C ← [m].7	;	ı].i:bit i of t	he data m	emory (i=0)~6)	
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	_
						\checkmark	
RLCA [m]	Rotate lef	t through o	carry and p	place resu	It in the ac	cumulato	r
Description	Data in the	e specified	l data men	nory and th	ne carry fla	g are rotat	ted 1 bit left. Bit 7 replaces the
				-			on. The rotated result is stored nain unchanged.
Operation	ACC.(i+1) ACC.0 ←		m].i:bit i of	f the data	memory (i	=0~6)	
	C ← [m].7						
Affected flag(s)							7
	ТО	PDF	OV	Z	AC	С	_
	—					\checkmark	
RR [m]	Rotate da	ta momor	vright				
Description				lata memo	rv are rota	ted 1 hit rid	ght with bit 0 rotated to bit 7.
Operation			n].i:bit i of t				
oporation	[m].7 ← [r	- · · ·	IJ.I.DICT OF C		citiony (i=c	, 0)	
Affected flag(s)		-					
	ТО	PDF	OV	Z	AC	С	7
						_	
RRA [m]	Rotate rig	ht and pla	ice result i	n the accu	mulator		
Description	Ũ					right with I	bit 0 rotated into bit 7, leaving
·				•		-	a memory remain unchanged.
Operation	ACC.(i) ← ACC.7 ←		; [m].i:bit i	of the data	a memory	(i=0~6)	
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	7
					_		
RRC [m]	Rotate da	ta memor	y right thro	ough carry			
Description			-			he carrv f	flag are together rotated 1 bit
·							tated into the bit 7 position.
Operation	[m].i ← [m [m].7 ← C C ← [m].0	;	ı].i:bit i of t	he data m	emory (i=0)~6)	
Affected flag(s)							
Affected flag(s)	то	PDF	OV	Z	AC	С]
Affected flag(s)		PDF	OV	Z	AC	C √	-



RRCA [m]	Rotate righ	t through	carry and	place res	ult in the a	ccumulate	or	
Description	the carry bit	t and the	original ca	rry flag is i	rotated inte	o the bit 7	ated 1 bit right. Bi position. The rota remain unchang	ated result
Operation	ACC.i ← [n ACC.7 ← 0 C ← [m].0		m].i:bit i of	the data r	memory (i=	=0~6)		
Affected flag(s)							_	
	ТО	PDF	OV	Z	AC	С		
	_	_	—		—	\checkmark		
SBC A,[m]	Subtract da	ata memo	ory and car	ry from th	e accumu	ator		
Description	The conten tracted from		•		•		nent of the carry f nulator.	lag are su
Operation	$ACC \leftarrow AC$	C+[m]+C	>					
Affected flag(s)							1	
	ТО	PDF	OV	Z	AC	С		
		—	\checkmark		\checkmark	\checkmark		
SBCM A,[m]	Subtract da	ata memo	ory and car	ry from th	e accumu	ator		
Description			-	•			ent of the carry f	lag are su
	tracted fron		umulator,	leaving the	e result in	the data r	nemory.	
Operation	$[m] \leftarrow ACC$;+[m]+C						
Affected flag(s)								
							1	
5.07	ТО	PDF	OV	Z	AC	C		
0(-)	TO	PDF	OV √	Z √	AC √	C √		
SDZ [m]	TO — Skip if decr	_	\checkmark					
	Skip if decr The conten instruction i	ement da ts of the s is skipped executior	√ ata memor specified d d. If the res n, is discard	√ y is 0 ata memor sult is 0, th ded and a	√ ry are decr e following dummy cy	√ remented g instructio cle is repla	by 1. If the result i on, fetched during aced to get the pro 1 cycle).	the curre
SDZ [m]	Skip if decr The conten instruction i instruction of	ement da ts of the s is skipped executior es). Othe	√ ata memor specified d d. If the res n, is discard rwise proc	y is 0 ata memory sult is 0, th ded and a 0 seed with t	√ ry are decr e following dummy cy	√ remented g instructio cle is repla	on, fetched during aced to get the pro	the curre
SDZ [m] Description	Skip if decr The conten instruction i instruction e tion (2 cycle	ement da ts of the s is skipped executior es). Othe	√ ata memor specified d d. If the res n, is discard rwise proc	y is 0 ata memory sult is 0, th ded and a 0 seed with t	√ ry are decr e following dummy cy	√ remented g instructio cle is repla	on, fetched during aced to get the pro	the curre
SDZ [m] Description Operation	Skip if decr The conten instruction i instruction e tion (2 cycle	ement da ts of the s is skipped executior es). Othe	√ ata memor specified d d. If the res n, is discard rwise proc	y is 0 ata memory sult is 0, th ded and a 0 seed with t	√ ry are decr e following dummy cy	√ remented g instructio cle is repla	on, fetched during aced to get the pro	the curre
SDZ [m] Description Operation	Skip if decr The conten instruction i instruction e tion (2 cycle Skip if ([m]-	ement da ts of the s is skipper execution es). Othe -1)=0, [m	 ata memor specified d d. If the res n, is discard erwise proc	y is 0 ata memor sult is 0, th ded and a c seed with t	√ ry are decr e following dummy cy he next in	√ remented g instructio cle is repla struction (on, fetched during aced to get the pro	the curre
SDZ [m] Description Operation Affected flag(s)	Skip if decr The conten instruction i instruction e tion (2 cycle Skip if ([m]-	ement da ts of the s s skippe executior es). Othe -1)=0, [m PDF 	√ ata memor specified d. d. If the res n, is discard rwise proc n] ← ([m]– ⁻ OV	√ y is 0 ata memoor sult is 0, th ded and a o exeed with t 1) Z 	√ ry are deci e following dummy cy he next in AC —	√ remented g instructio cle is repla struction (C	on, fetched during aced to get the pro	the curre
SDZ [m] Description Operation	Skip if decr The conten instruction i instruction e tion (2 cycle Skip if ([m]- TO — Decrement The conten instruction i unchanged	ement da ts of the s is skipper execution es). Othe -1)=0, [m PDF data me ts of the s s skipper . If the res is discarce	√ ata memor specified d d. If the res rwise proc rwise proc $0] \leftarrow ([m] - 1$ OV OV mory and specified d d. The resu sult is 0, the	√ y is 0 ata memoo sult is 0, th ded and a (aced with t 1) Z place resu ata memoo ilt is stored e following dummy cy	√ ry are deci e following dummy cy he next in AC 	√ remented g instructio cle is repla struction (C C Skip if 0 remented cumulator n, fetched aced to ge	on, fetched during aced to get the pro	g the curre oper instru- s 0, the ne ory remai at instructi
SDZ [m] Description Operation Affected flag(s) SDZA [m]	Skip if decr The conten instruction i instruction e tion (2 cycle Skip if ([m]- TO 	ement da ts of the s is skipper execution es). Othe -1)=0, [m PDF 	 ata memor specified d d. If the res n, is discard erwise proc l] ← ([m]–^ OV 	√ y is 0 ata memory sult is 0, the ded and a derived ata memory ata memory ata memory lit is stored e following dummy cy- the next in	√ ry are deci e following dummy cy he next in AC 	√ remented g instructio cle is repla struction (C C Skip if 0 remented cumulator n, fetched aced to ge	by 1. If the result i but the data mem during the curren	g the curre oper instru- s 0, the ne ory remai at instructi
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description	Skip if decr The conten instruction i instruction e tion (2 cycle Skip if ([m]- TO — Decrement The conten instruction i unchanged execution, i cles). Other	ement da ts of the s is skipper execution es). Othe -1)=0, [m PDF 	 ata memor specified d d. If the res n, is discard erwise proc l] ← ([m]–^ OV 	√ y is 0 ata memory sult is 0, the ded and a derived ata memory ata memory ata memory lit is stored e following dummy cy- the next in	√ ry are deci e following dummy cy he next in AC 	√ remented g instructio cle is repla struction (C C Skip if 0 remented cumulator n, fetched aced to ge	by 1. If the result i but the data mem during the curren	g the curre oper instru s 0, the ne ory remai tt instructi
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description	Skip if decr The conten instruction i instruction e tion (2 cycle Skip if ([m]- TO — Decrement The conten instruction i unchanged execution, i cles). Other	ement da ts of the s is skipper execution es). Othe -1)=0, [m PDF 	 ata memor specified d d. If the res n, is discard erwise proc l] ← ([m]–^ OV 	√ y is 0 ata memory sult is 0, the ded and a derived ata memory ata memory ata memory lit is stored e following dummy cy- the next in	√ ry are deci e following dummy cy he next in AC 	√ remented g instructio cle is repla struction (C C Skip if 0 remented cumulator n, fetched aced to ge	by 1. If the result i but the data mem during the curren	g the curre oper instru- s 0, the ne ory remai at instructi



SET [m]	Set data	memory					
Description	Each bit o	of the spec	cified data	memory is	s set to 1.		
Operation	$[m] \leftarrow FF$	н					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_	_	_	_		
SET [m]. i	Set bit of	data mem	ory				
Description	Bit i of the	e specified	data men	nory is set	to 1.		
Operation	[m].i ← 1						
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
		_	_	_	_	_	
SIZ [m]	Skip if ind	rement da	ata memor	y is 0			
Description	The conte	ents of the	specified of	data memo	ory are inc	remented	by 1. If the result is 0, the fol-
	-			-			ecution, is discarded and a
		ycle is rep	0	et the prop	er instruct	lion (2 cyci	les). Otherwise proceed with
Operation		ו]+1)=0, [n		·1)			
Affected flag(s)] / //] ([]	,			
	то	PDF	OV	Z	AC	С	
					_	_	
]
SIZA [m]	Incremen	t data mer	mory and p	place resul	t in ACC, s	skip if 0	
Description			•		•		by 1. If the result is 0, the next
							ulator. The data memory re- fetched during the current in-
		0		-	0	-	replaced to get the proper
	instructio	n (2 cycles	s). Otherwi	se procee	d with the	next instru	iction (1 cycle).
Operation	Skip if ([n	n]+1)=0, A	CC ← ([m]]+1)			
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
		_	_	_			
SNZ [m].i	Skip if bit	i of the da	ita memor	y is not 0			
Description	lf bit i of th	ne specifie	d data mer	nory is not	0, the nex	t instructio	n is skipped. If bit i of the data
			-			-	current instruction execution, instruction (2 cycles). Other-
				struction (1	-	line proper	Instruction (2 cycles). Other-
Operation	Skip if [m			,	- /		
Affected flag(s)		-					
	то	PDF	OV	Z	AC	С	
		_	_		_		
	L	1	1	1	1	1	1



SUB A,[m]	Subtract	data mem	ory from th	e accumu	lator	
Description		ified data r he accum		subtracted	from the c	ontents o
Operation	ACC \leftarrow A	ACC+[m]+1	1			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			\checkmark	\checkmark		\checkmark
SUBM A,[m]	Subtract	data mem	ory from th	e accumu	lator	
Description		ified data r he data m		subtracted	from the c	ontents o
Operation	$[m] \leftarrow AC$	C+[m]+1				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_		\checkmark	\checkmark	\checkmark	\checkmark
	<u> </u>					
SUB A,x			data from			
Description			ispecified l		e is subtrac	ted from
Operation	$ACC \leftarrow A$	ACC+x+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_		\checkmark	\checkmark	\checkmark	\checkmark
SWAP [m]	Swan nih	bles withir	n the data r	nemorv		
Description				-	the specifi	ed data n
2000.19.10.1		interchang				
Operation	[m].3~[m]].0 ↔ [m].7	7~[m].4			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_					
SWAPA [m]	Swap da	ta memory	and place	result in t	he accumu	llator
Description			-		he specifie	
.	-			tor. The co	ontents of t	he data n
Operation		$CC.0 \leftarrow [r]$				
Affected flog(-)	AUU./~A	\CC.4 ← [r	nj.3~[m].0			
Affected flag(s)						
	TO	005	01	7	4.0	0
	ТО	PDF	OV	Z	AC	С



SZ [m]	Skip if da	ta memor	vis 0			
Description	If the cont	ents of the	e specified			
			ion executi 2 cycles). C			
Operation	Skip if [m]=0				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			_	—	_	_
SZA [m]	Move dat	a memory	to ACC, sl	kip if 0		
Description	0, the foll and a dur	owing inst nmy cycle	specified d truction, fet is replaced ction (1 cyc	ched duri d to get the	ng the cur	rent instru
Operation	Skip if [m]=0				
Affected flag(s)	то		01/	7	10	
	ТО	PDF	OV	Z	AC	С
			_			
SZ [m].i	Skip if bit	i of the da	ata memory	/ is 0		
Description			d data men	-		-
			n, is discaro erwise proc			
Operation		cles). Oth				
Operation Affected flag(s)	tion (2 cy	cles). Oth				
	tion (2 cy	cles). Oth				
	tion (2 cy Skip if [m	cles). Oth].i=0	erwise proc	ceed with	the next in	struction
	tion (2 cy Skip if [m] TO	l.i=0 PDF	erwise proc	Z	AC	C C
Affected flag(s)	tion (2 cy Skip if [m TO — Move the The low b	I.i=0 PDF ROM cod	OV	Z Z page) to T rrent page	AC — BLH and (C C data mem ed by the
Affected flag(s) TABRDC [m]	tion (2 cyr Skip if [m] TO Move the The low b to the spec [m] \leftarrow RC	PDF PDF ROM cod yte of ROI ecified dat	OV OV e (current M code (cu a memory a	Z Z page) to T rrent page and the hi	AC — BLH and (C C data mem ed by the
Affected flag(s) TABRDC [m] Description	tion (2 cyr Skip if [m] TO Move the The low b to the spec [m] \leftarrow RC	PDF PDF ROM cod yte of ROI ecified dat	OV OV e (current M code (cu a memory a ow byte)	Z Z page) to T rrent page and the hi	AC — BLH and (C C data mem ed by the
Affected flag(s) TABRDC [m] Description Operation	tion (2 cyr Skip if [m] TO Move the The low b to the spec [m] \leftarrow RC	PDF PDF ROM cod yte of ROI ecified dat	OV OV e (current M code (cu a memory a ow byte)	Z Z page) to T rrent page and the hi	AC — BLH and (C C data mem ed by the
Affected flag(s) TABRDC [m] Description Operation	tion (2 cyr Skip if [m] TO Move the The low b to the spe [m] \leftarrow RC TBLH \leftarrow	PDF PDF ROM cod yte of ROI ecified dat M code (I ROM code	OV OV e (current M code (cu a memory a ow byte) e (high byte	Z Z page) to T rrent page and the hi	AC BLH and (addresse gh byte tra	C C data mem ed by the ansferred
Affected flag(s) TABRDC [m] Description Operation	tion (2 cyr Skip if $[m]$ TO Move the The low b to the spec $[m] \leftarrow RC$ TBLH \leftarrow TO 	PDF PDF ROM cod yte of ROI ecified dat DM code (I ROM code PDF 	OV OV e (current M code (cu a memory a ow byte) e (high byte	Z page) to T rrent page and the hi 2) Z 	AC BLH and (addresse gh byte tra AC AC	C C data mem ed by the ansferred C
Affected flag(s) TABRDC [m] Description Operation Affected flag(s)	tion (2 cyr Skip if [m] TO Move the The low b to the spe [m] \leftarrow RC TBLH \leftarrow TO TO Move the The low b	PDF PDF ROM cod yte of ROI code (I ROM code PDF PDF ROM code	OV OV e (current M code (cu a memory a ow byte) e (high byte OV	z page) to T prent page and the hi c) z () to TBLI st page) a	AC AC BLH and G AC	C C data mem ed by the ansferred C C a memory by the tab
Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m]	tion (2 cyr Skip if [m] TO Move the The low b to the spe [m] \leftarrow RC TBLH \leftarrow TO TBLH \leftarrow Move the The low b the data r [m] \leftarrow RC	PDF PDF ROM cod yte of ROI code (I ROM code PDF ROM code PDF ROM cod yte of RO NC code NC code NC code (I ROM code (I RO	OV O	Z page) to T rrent page and the hi e) Z e) to TBLI st page) a byte trans	AC AC BLH and G AC	C C data mem ed by the ansferred C C a memory by the tab
Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description	tion (2 cyr Skip if [m] TO Move the The low b to the spe [m] \leftarrow RC TBLH \leftarrow TO TBLH \leftarrow Move the The low b the data r [m] \leftarrow RC	PDF PDF ROM cod yte of ROI code (I ROM code PDF ROM code PDF ROM cod yte of RO NC code NC code NC code (I ROM code (I RO	OV O	Z page) to T rrent page and the hi e) Z e) to TBLI st page) a byte trans	AC AC BLH and G AC	C C data mem ed by the ansferred C C a memory by the tab
Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description Operation	tion (2 cyr Skip if [m] TO Move the The low b to the spe [m] \leftarrow RC TBLH \leftarrow TO TBLH \leftarrow Move the The low b the data r [m] \leftarrow RC	PDF PDF ROM cod yte of ROI code (I ROM code PDF ROM code PDF ROM cod yte of RO NC code NC code NC code (I ROM code (I RO	OV O	Z page) to T rrent page and the hi e) Z e) to TBLI st page) a byte trans	AC AC BLH and G AC	C C data mem ed by the ansferred C C a memory by the tab



XOR A,[m]	Logical XOR accumulator with data memory							
Description	Data in the accumulator and the indicated data memory perform a bitwise logical Ex sive_OR operation and the result is stored in the accumulator.							
Operation	$ACC \leftarrow A$	CC "XOR	" [m]					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_	_	\checkmark	_	_		
XORM A,[m]	Logical X	OR data m	emory wit	n the accu	imulator			
Description						•	orm a bitwis The 0 flag is	
Operation	[m] ← AC	C "XOR"	[m]					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
				\checkmark		_		
XOR A,x	Logical X	OR immed	liate data t	o the accu	imulator			
Description				•	•	orm a bitwi	se logical Ex affected.	clus
Operation	$ACC \leftarrow A$	CC "XOR	″ x					
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		


 $\sqrt{}$

_



Package Information

18-pin DIP (300mil) Outline Dimensions





Symbol	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
A	895	_	915		
В	240		260		
С	125		135		
D	125		145		
E	16		20		
F	50		70		
G	_	100	_		
Н	295		315		
I	335	_	375		
α	0°		15°		



HT48E06

18-pin SOP (300mil) Outline Dimensions






Symbol	Dimensions in mil			
Symbol	Min.	Nom.	Max.	
А	394	_	419	
В	290	_	300	
С	14		20	
C′	447		460	
D	92		104	
E	_	50		
F	4			
G	32	_	38	
Н	4		12	
α	0°		10°	



20-pin SSOP (150mil) Outline Dimensions






Symbol	Dimensions in mil			
Symbol	Min.	Nom.	Max.	
А	228		244	
В	150		158	
С	8		12	
C′	335		347	
D	49		65	
E	_	25		
F	4		10	
G	15		50	
Н	7	_	10	
α	0°	_	8°	



Product Tape and Reel Specifications

Reel Dimensions



SOP 18W


Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
с	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2

SSOP 20S (150mil)

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1
В	Reel Inner Diameter	62±1.5
с	Spindle Hole Diameter	13+0.5 0.2
D	Key Slit Width	2±0.5
T1	Space Between Flange	16.8+0.3 0.2
T2	Reel Thickness	22.2±0.2



Carrier Tape Dimensions



SOP 18W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0+0.3 _0.1
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5±0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.9±0.1
B0	Cavity Width	12.0±0.1
K0	Cavity Depth	2.8±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	21.3

SSOP 20S (150mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	16+0.3 _0.1
Р	Cavity Pitch	8±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	7.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4±0.1
P1	Cavity to Perforation (Length Direction)	2±0.1
A0	Cavity Length	6.5±0.1
B0	Cavity Width	9±0.1
K0	Cavity Depth	2.3±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	13.3



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999

Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holmate Semiconductor, Inc. (North America Sales Office) 46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright $\ensuremath{\textcircled{O}}$ 2006 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.