

Macro Model December 2001 MM2541

HA-2541 SPICE OPERATIONAL AMPLIFIER MACRO-MODEL

Author: Doug Youngblood

Introduction

This application note describes the SPICE macro-model for the HA-2541, a wideband, fast settling, unity gain stable op amp. The model was designed to be compatible with the well known SPICE program developed by the University of California in hope that most simulation software vendors follow this basic format and syntax. A schematic of the macro-model, the Spice net listing and various simulated performance curves are included. The macro-model schematic includes node numbers to help relate the SPICE listing to the schematic. The model is designed to emulate a typical rather than a worst case part. Most AC and DC paramaters are simulated. Significant poles and zeros are included to give the most accurate AC and transient simulation with minimum complexity.

Model Description

Input Stage

DP and DN represent the differential input resistance. Input bias currents are created by I1 and offset current is modeled with FA. Source VIO represents the input offset voltage. C1 limits slew rate. No input parasitics due to package capacitance and lead inductance are included.

Gain Stage

G2, R2, CC, GOL, and RD simulate open loop gain. CC is the macro-model dominant pole capacitor.

Poles and Zeros

The HA-2541 macro-model uses a complex pole and complex zero modeled with RLC networks as well as five poles and two zeros.

General poles use RC networks and zeros use RL networks. Singularity frequencies are indicated on the schematic. Instructions for converting the model to have a simple two pole response are included in the netlist. This reduces simulation time at the expense of accurate frequency response.

Output Stage

EX1, D1 and D2 model output current limiting. IH and IL model the power supply currents. FIP and FIN vary the supply currents based on the op amps output current. DL, DH, VH and VL provide voltage clamping on the output to simulate the typical output voltage swing. No output parasitics due to package capacitance and lead inductance are included.

Parameters Not Modeled


To maintain a simple macro-model not all op amp parameters are modeled. Most of the parameters not modeled are listed below:

- Temperature Effects
- Differential Voltage Restrictions
- Input Voltage and Current Noise
- Common Mode Restrictions
- Tolerances for Monte Carlo Analysis
- Power Supply Range


Spice Listing


```
* COPYRIGHT © 1991, 2001 INTERSIL AMERICAS INC.
                                                         *GENERAL ZEROES
* ALL RIGHTS RESERVED
                                                         GZ1 0 30 25 0 +6.2407E-04
* HA-2541 MACRO-MODEL
                                                         VZ01 30 31 0.0
* REV: 8/8/91
                                                         RHZ1 31 32
                                                                         +1.6024E+03
*BY: D.L. YOUNGBLOOD & R.S. VOGELSONG
                                                         LZ1 32 0 1.0E-6
                                                         GZ2 0 33 30 0 +5.0672E-04
*PINOUT CHANGED TO CONFORM TO "STANDARD"
                                                         VZ02 33 34 0.0
                                                         RHZ2 34 35
                                                                          +1.9735E+03
* PINOUT
                +IN -IN VCC VEE VOUT
                                                         LZ2 35 0 1.0E-6
SUBCKT HA2541 6 7 9 10 8
                                                         *COMPLEX ZERO
                IS=1E-14
                                N=+1.5563E+01
.MODEL DP D
.MODEL DN D
                IS=+8.4545E-15 N=+1.5563E+01
                                                         ECZ 42 0 33 0 1.0
.MODEL DV D
                IS=1E-14
                                                         VCZ 42 43 0.0
                                                         CC2Z 43 0 +6.9559E-13
.MODEL D1 D
                IS=1E-14
                                N=1
                                N=+5.8815E-01
.MODEL D2 D
                IS=1E-14
                                                         RBIG2 43 0 1.0E+7
.MODEL DIO2 D
                IS=1E-14
                                N=20
                                                         FCZ 0 38 VCZ
                                                         LCZ 38 39 1.0E-6
*INPUT STAGE
                                                          CC1Z 39 40 +6.9559E-13
                                                         RHCZ 40 0 +5.9231E+02
VP 6 12 0
                                                         RBIG1 38 0 1.0E+7
DP 12 1 DP
                                                          *COMPLEX POLE
*THE VALUE OF SOURCE "VIO" REPRESENTS OFFSET
*VOLTAGE AND MAY BE CHANGED TO SIMULATE WORST
                                                          ECP 45 0 38 0 1.0
                                                          RCP 45 46 +5.7687E+02
*CASE, IF DESIRED
                                                          LCP 46 47 +6.4195E-07
VIO 7 13 +4.1349E-04
                                                          CCPX 47 0 1.0E-12
DN 13 1 DN
                                                          *GAIN/OUTPUT STAGE
FA 7 0 VIO +1.0286E-03
I1 1 0 +2.4536E-05
                                                          *FOR LEVEL 1 MODEL, CHANGE NODE 47 ON SOURCE "G2"
*TO 4, ADD A CAPACITOR FROM NODE 4 TO NODE 0 OF THE
                                                          *VALUE 2.926E-9, AND COMMENT OUT ALL POLES AND ZEROS
FP 4 0 VP +2.2865E+02
FN 0 4 VIO +2.7045E+02
GC 0 4 1 0 +2.4042E-07
                                                          G2 0 2 47 0 1.0
ICO 0 4 2.0195E-6
GPP 0 4 9 48 +1.011E-07
                                                          R2 2 0 +1.4769E+05
GPN 0 4 49 10 +3.858E-07
                                                          D2A 2 0 DIO2
RT 4 0 1.0
                                                          D2B 0 2 DIO2
VPP 48 0 +1.5E+01
                                                          CC 2 3 +2.2E-11
RPP 48 0 1K
                                                          GOL 3 0 2 0 4.7231E+01
VPN 0 49 +1.5E+01
                                                          RD 3 0 5.0000E-01
RPN 0 49 1K
                                                          DH35DV
                                                          DL 50 3 DV
*GENERAL POLES
                                                          VH 9 5 4.2171
                                                          VL 50 10 2.03
EP1 15 0 4 0 1.0
                                                          IH 9 0 +3.0573E-02
RP1 15 16 +1.10345E+01
                                                          IL 0 10 +3.0600E-02
CP1 16 0 1.0E-10
                                                          D1 3 53 D1
EP2 17 0 16 0 1.0
                                                          D2 53 3 D2
                                                          EX1 53 0 POLY 2 3 0 3 8 0 1 -7.350E+00
RP2 17 18 +7.6525E+00
                                                          RO 54 8 +1.5000E+00
CP2 18 0 1.0E-10
EP3 19 0 18 0 1.0
                                                          VIS 3 54 0
                                                          FI 0 55 VIS 1
RP3 19 20 +6.5466E+00
                                                          DIP 55 56 DV
CP3 20 0 1.0E-10
                                                          DIN 58 57 DV
FP4 21 0 20 0 1.0
                                                          VIP 56 58 0
RP4 21 22 +5.7505E+00
CP4 22 0 1.0E-10
                                                          VIN 57 55 0
                                                          RI 58 0 1.0
EP5 24 0 22 0 1.0
RP5 24 25 +3.1289E+00
                                                          FIP 9 0 VIP 1.0
CP5 25 0 1.0E-10
                                                          FIN 0 10 VIN 1.0
                                                          .ENDS HA2541
```

Macro-Model Schematic




Model Performance Conditions: $V_{\text{SUPPLY}} = \pm 15V$, $A_{\text{VCL}} = +1$, Unless Otherwise Specified






Model Performance (Continued)

Conditions VSUPPLY = ±15V, AVCL = +1, Unless Otherwise Specified





All Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation 7585 Irvine Center Drive Suite 100 Irvine, CA 92618 TEL: (949) 341-7000 FAX: (949) 341-7123 Intersil Corporation 2401 Palm Bay Rd. Palm Bay, FL 32905 TEL: (321) 724-7000 FAX: (321) 724-7946

EUROPE

Intersil Europe Sarl Ave. William Graisse, 3 1006 Lausanne Switzerland

TEL: +41 21 6140560 FAX: +41 21 6140579

ASIA

Intersil Corporation
Unit 1804 18/F Guangdong Water Building
83 Austin Road
TST, Kowloon Hong Kong

TEL: +852 2723 6339 FAX: +852 2730 1433