

- + Processor Host Bus Support
  - Optimized for the Intel®
     Pentium® II and mobile
     Celeron™ processors at 66 MHz
  - GTL+ Bus Driver Technology
- + Integrated DRAM Support
  - 8 MB to 256 MB using 16-/64-/128-Mb Technology
  - Standard and Registered SDRAM (Synchronous) DRAM Support (x-1-1-1 access at 66 MHz)
  - Enhanced Open Page
     Arbitration SDRAM Paging
     Scheme
- + PCI Bus Interface
  - PCI Rev. 2.2, 3.3V, 33 MHz
     Interface Compliant
- + Integrated IDE Controller
  - 1 Channel Support for "Ultra DMA/33" Synchronous DMA Mode
- + System Peripheral Support
  - Enhanced DMA Controller
     Support for Dual Cascaded
     82C37 Controllers
  - Interrupt Controller based on two 82C59 for up to 15 Interrupts

- System Timer based on 82C54
- Real Time Clock w/ 256 Bytes
   Battery-backed RAM
- X-bus Support for SIO, KBCX and Flash
- + USB
  - AC'97 Link Controller
- + AC'97 Audio and Modem CODEC Interface Support
  - USB 1.1 Port for Serial Transfers at 12 or 1.5 Mbits/sec
  - Supports UHCI Design Guide
- + SMBus Support
- + Power Management Logic
  - Support for Power-on Suspend, Suspend-to-SDRAM, and Suspend-to-Disk
  - Support for Thermal Alarm
  - Full Support for ACPI Revision
     1.0 Specification
- + 31 GPIO Pins
- + 1.65 W TDP
- + 492 uBGA Package

The Intel® 82443MX PCIset integrates the traditional "North Bridge" and "South Bridge" into one device reducing power and board space for Intel® Pentium® II and mobile Celeron™ processor-based designs.

The Intel 82443MX PCIset may contain design defects or errors know as errata which may cause the product to deviate from published specifications. Current characterized errata are available upon request.

Order Number: 245052-001



Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by the sale of Intel products. Except as provided in Intel's terms and conditions of sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving or life sustaining applications.

Intel retains the right to make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Contact your local sales office or your distributor to obtain the latest specifications before placing your product order.

Mobile Celeron™ (Micro-PGA and BGA) processors may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available upon request.

Copies of documents that have an ordering number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725 or by visiting Intel's web site at http://www.intel.com.

Copyright © Intel Corporation 1999. I 2 C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I 2 C bus/protocol and was developed by Intel. Implementations of the I 2 C bus/protocol or the SMBus bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

\* Third party brands and names are the property of their respective owners.



# **CONTENTS**

					PAGE		
1.	INTF	RODUCTI	ON		1		
	1.1	82440N	/IX Chipset F	eature Summary	1		
	1.2	82440N	/IX Chipset F	eatures	2		
2.	ARC	HITECTU	JRE OVERV	IEW	5		
3.	REF	ERENCE	S		6		
4.	SIGN	NAL DES	CRIPTION A	ND PIN STATES	7		
	4.1	Pin List			7		
		4.1.1	Signal Des	cription	8		
		4.1.2	Power and	Ground Pins	22		
	4.2	GPIO D	Definition		23		
	4.3	Power I	Rail Overviev	v	26		
	4.4	Power-	Up State Initi	al Value	27		
	4.5	.5 Power-On Reset Pin Values					
	4.6	Power-	Up/Reset Str	ap Options	35		
	4.7	CPU R	eset		37		
5.	POW	VER PLA	NES		38		
	5.1	Overvie	ew		38		
	5.2	RTC Po	ower Plane		38		
	5.3	5.3 Resume Power Plane					
6.	SYS	TEM ADI	DRESS MAP		40		
	6.1	Addres	sable Memoi	y Support	40		
	6.2	Memory	у Мар		40		
		6.2.1	Compatibili	ty Area	42		
			6.2.1.1	DOS Area (00000h-9FFFh; 0 - 640 KB)	43		
			6.2.1.2	Video Buffer Area (A0000h-BFFFFh; 640 - 768 KB)	43		
			6.2.1.3	Expansion Area (C0000h-DFFFFh; 768 - 896 KB)	43		
			6.2.1.4	Extended System BIOS Area (E0000h-EFFFFh; 896 - 960 KB)	43		
			6.2.1.5	System BIOS Area (F0000h-FFFFFh; 960 KB - 1 MB)	43		
		6.2.2	Extended N	Memory Area	43		
			6.2.2.1	Main DRAM Address Range (0010_0000h to Top of Main Memory)	44		
			6.2.2.2	Extended SMRAM Address Range (Top of Main Memory - TSEG_S Top of Main Memory)			



			6.2.2.3	PCI Memory Address Range (Top of Main Memory to 4 GB)	44
			6.2.2.4	High BIOS Area (FFC0_0000h - FFFF_FFFFh)	44
	6.3	System	Manageme	ent Mode (SMM) Memory Range	44
	6.4	Memor	y Shadowing	g	45
	6.5	Decode	Rules and	Cross-Bridge Address Mapping	45
		6.5.1	PCI Interfa	ace Memory Decode Rules	45
		6.5.2	Legacy VC	GA Range	45
	6.6	I/O Add	dress Space		45
		6.6.1	Fixed I/O /	Address Ranges	46
		6.6.2	Variable I/	O Decode Ranges	50
7.	FUN	CTIONAI	L DESCRIP	TION	53
	7.1	Mobile	Celeron™ P	Processor / Pentium <sup>®</sup> II Processor Host Interface	53
		7.1.1			
		7.1.2	Host Bus I	Device Support	53
		7.1.3		cles	
		7.1.4		: Multiprocessor (SMP) Configuration	
		7.1.5	-	Queue Pipelining	
		7.1.6	Frame Buf	ffer Memory Support (USWC)	56
		7.1.7	CPU Sidel	band Interface	57
			7.1.7.1	A20M#	57
			7.1.7.2	FERR# / IGNNE# (Coprocessor Error)	57
			7.1.7.3	INIT#	58
			7.1.7.4	Interrupt Signals	58
			7.1.7.5	NMI	58
			7.1.7.6	SMI#	58
			7.1.7.7	STPCLK#	58
	7.2	Memor	y Interface		59
		7.2.1	DRAM Inte	erface	59
			7.2.1.1	DRAM Interface Overview	59
		7.2.2	DRAM Org	ganization and Configuration	59
			7.2.2.1	Configuration Mechanism for DIMMs	61
		7.2.3	SDRAM C	ycle Encoding	63
		7.2.4	DRAM Add	dress Translation and Decoding	68
		7.2.5	SDRAMC	Register Programming	69
		7.2.6	SDRAM P	aging Policy	70
			7.2.6.1	Overview	70
			7.2.6.2	Open Page Arbitration Policies	70



		7.2.6.3	Selective Auto Precharge Policy	70
	7.2.7	DRAM Pov	wer Throttling	71
		7.2.7.1	Overview	71
		7.2.7.2	Conceptual Description of Power Throttling	71
		7.2.7.3	SDRAM Power Throttling Setting Sequence	72
	7.2.8	SDRAM P	erformance Description	73
	7.2.9	SDRAM O	ptimizations	73
		7.2.9.1	Dual and Quad Bank Support	73
7.3	Systen	n Memory Ma	anagement	73
	7.3.1	SMRAM ra	ange overview	73
	7.3.2	Compatible	e SMRAM (C_SMRAM)	74
	7.3.3	Extended	SMRAM (E_SMRAM)	74
7.4	AC'97	Audio and M	lodem Controller	77
	7.4.1	AC'97 Aud	lio Controller	77
	7.4.2	AC'97 Mo	dem Controller	78
	7.4.3	AC'97 Ove	erview	78
	7.4.4	System Ini	itialization	80
	7.4.5	Clocking		80
	7.4.6	Digital Inte	erface	80
		7.4.6.1	Multi-Point ACLink	80
		7.4.6.2	AC-link Digital Serial Interface Protocol	81
7.5	PCI Int	erface		82
	7.5.1	PCI Interfa	ace Overview	82
	7.5.2	North Brid	ge/Cluster Functionality	83
		7.5.2.1	North Bridge/Cluster as a PCI Target	83
		7.5.2.2	North Bridge/Cluster as a PCI Initiator	84
		7.5.2.3	Delayed Transactions	86
	7.5.3	South Brid	lge/Cluster Functionality	87
		7.5.3.1	South Bridge/Cluster as a PCI Target	87
		7.5.3.2	South Bridge/Cluster as a PCI Initiator	88
7.6	DMA C	Controller		89
	7.6.1	Register D	Description	89
	7.6.2	Functional	Description	89
		7.6.2.1	DMA Transfer Modes	90
		7.6.2.2	DMA Transfer Types	91
		7.6.2.3	DMA Timings	92
		7.6.2.4	X-bus / DMA Arbitration	92
		7.6.2.5	Register Functionality	94



		7.6.2.6	Software Commands	96
		7.6.2.7	Terminal Count Summary	96
		7.6.2.8	X-bus Refresh Cycles	97
7.7	PCI DI	ЛА		97
	7.7.1	Overview		97
		7.7.1.1	PC/PCI DMA	97
		7.7.1.2	Distributed DMA	98
	7.7.2	Configurat	ion	98
	7.7.3	PC/PCI		98
		7.7.3.1	Overview	98
		7.7.3.2	Additional Configuration	98
		7.7.3.3	PC/PCI Expansion Protocol	98
		7.7.3.4	PC/PCI Expansion Cycles	100
	7.7.4	Dstributed	DMA	101
		7.7.4.1	Overview	101
		7.7.4.2	Additional Configuration	101
		7.7.4.3	Read/Write Cycle Protocols	102
		7.7.4.4	Calculating the I/O Address	106
		7.7.4.5	Power Management Implications	108
		7.7.4.6	Other Clarifications	108
7.8	Timer.			108
	7.8.1	Counter/Ti	imers	108
		7.8.1.1	Counter 0, System Timer	109
		7.8.1.2	Counter 1, Refresh Request Signal	109
		7.8.1.3	Counter 2, Speaker Tone	109
	7.8.2	Interval Tir	mer Address Map	109
	7.8.3	Programm	ing the Interval Timer	110
		7.8.3.1	Write Operations	111
		7.8.3.2	Interval Timer Control Word Format	111
		7.8.3.3	Counter Latch Command	112
7.9	RTC			113
	7.9.1	RTC Over	view	113
	7.9.2	RTC Regis	sters and RAM	114
	7.9.3	RTC Upda	te Cycle	114
	7.9.4	RTC Interr	rupts	114
	7.9.5	Lockable F	RAM Ranges	115
	7.9.6	RTC Exter	rnal Connections	115
		7.9.6.1	RTC Crystal	115



		7.9.6.2	RTC Battery	115
	7.9.7	Century Roll	over	115
7.10	Interrup	t Controller		115
	7.10.1	Interrupt Cor	ntroller Functional Description	116
		7.10.1.1	Interrupt Sequence	118
		7.10.1.2	Interrupt Acknowledge Cycle	119
		7.10.1.3	Programming the Interrupt Controller	120
		7.10.1.4	End-of-Interrupt Operation	123
		7.10.1.5	Register Functionality	126
		7.10.1.6	Interrupt Masks	127
		7.10.1.7	Reading the Interrupt Controller Status	127
		7.10.1.8	Interrupt Steering	128
	7.10.2	Serial IRQ S	cheme	130
		7.10.2.1	Overview	130
		7.10.2.2	Protocol	130
		7.10.2.3	SMI# Via SERIRQ	132
		7.10.2.4	SERIRQ ORing with ISA IRQ	132
7.11	USB Ho	ost Controller.		132
7.12	IDE Inte	erface		133
	7.12.1	ATA Registe	er Block Decode	134
	7.12.2	PIO IDE Tra	nsactions	136
	7.12.3	PIO IDE Tim	ning Modes	136
	7.12.4	Enhanced Ti	iming Modes	138
		7.12.4.1	PIORDY Masking	139
		7.12.4.2	PIO 32-Bit IDE Data Port Accesses	139
		7.12.4.3	PIO IDE Data Port Prefetching and Posting	139
	7.12.5	Bus Master I	Function	139
		7.12.5.1	Physical Region Descriptor Format	139
		7.12.5.2	Operation	140
	7.12.6	"Ultra DMA/3	33" Synchronous DMA Operation	141
		7.12.6.1	Signal Descriptions	141
		7.12.6.2	Operation	142
		7.12.6.3	CRC Calculation	142
		7.12.6.4	Reference	142
7.13	X-bus			143
	7.13.1	Target I/O In	iterface	143
	7.13.2		(SYSCLK) Generation	
	7.13.3	Wait State a	nd Shortened Cycle Generation	144

# intel

		7.13.4	I/O Recovery	145
	7.14	System	Management Bus (SMBus)	145
		7.14.1	SMBus Host Interface	145
		7.14.2	SMBus Slave Interface	147
	7.15	GPIO		147
		7.15.1	Configuration	147
	7.16	System	Clocking	148
8.	PINC	UT AND	PACKAGE INFORMATION	150
	8.1	82440N	/IX Pinout	150
	8.2	82440N	//X Package Dimensions	151



# **List of Figures**

	PAGE
Figure 1. 82440MX Platform Block Diagram	5
Figure 2. Platform Power Rails	26
Figure 3. Memory Address Map	41
Figure 4. PCI Configuration Space Block Diagram	52
Figure 5. Coprocessor Error Timing Diagram	58
Figure 6. DIMM Configuration with FET Switches	61
Figure 7. SMRAM Mapping	76
Figure 8. AC'97 Controller Connection to its Companion Codec	79
Figure 9. 440MX-based AC'97 Audio System	79
Figure 10. AC'97 Standard Bi-directional Audio Frame	82
Figure 11. 440MX PCI Bus Topology	83
Figure 12. Internal DMA Controller	90
Figure 13. X-Bus Arbiter with DMA in Fixed Priority (2-way rotation)	93
Figure 14. X-Bus Arbiter with DMA in Rotating Priority	94
Figure 15. DMA Serial Channel Passing Protocol	99
Figure 16. Interrupt Controller Block Diagram	117
Figure 17. Initialization Sequence for the 440MX ICW Modes of Operation	122
Figure 18. Automatic Rotation Mode Example	124
Figure 19. Polled Mode	125
Figure 20. Section of Interrupt Steering Logic (without Serial IRQ)	129
Figure 21. USB System Conceptual View	133
Figure 22. Enhanced IDE Timing Mode Components	137
Figure 23. Inserting Wait States by De-asserting PIORDY	137
Figure 24. Physical Region Descriptor Table Entry	140
Figure 25. ISA 8-bit I/O Cycles	144
Figure 26. 440MX SMBus Interfaces	146
Figure 27. System Clocking	148
Figure 28. 82440MX Pinout (Top Side View)	150
Figure 29. 82440MX Pinout (Pin Side View)	151
Figure 30. 82440MX BGA Package Dimensions (Top and Side View)	152
Figure 31. 82440MX BGA Package Dimensions (Bottom View)	153



# **List of Tables**

	PAGE
Table 1. Main Feature Set	1
Table 2. Host Interface Signal Description	8
Table 3. Memory I/F Signal Description	11
Table 4. IDE Signal Description	12
Table 5. Other System/Test Signal Description	13
Table 6. PCI I/F Signal Description	13
Table 7. AC'97 Signal Description	15
Table 8. Interrupt Signal Description	16
Table 9. RTC Signal Description	16
Table 10. Clocks, Reset, PLLs and Miscellaneous Signal Description	16
Table 11. USB Signal Description	17
Table 12. SMBus Signal Description	17
Table 13. Power Management Signal Description	17
Table 14. GPIO Signal Description	19
Table 15. X-bus Signal Description	19
Table 16. Core Power Pins	22
Table 17. Host I/F Power Pins	22
Table 18. RTC Power Pins	23
Table 19. USB Power Pins	23
Table 20. Resume Power Pins	23
Table 21. VREF Power Pins	23
Table 22. GPIO Pins Programmed through Config. Dev.7, Fn. 0	23
Table 23. System Resume with GPIO Signals Programmed as Functional Pins	25
Table 24. Power-On Reset Values by Signal Group	27
Table 25. DRAM Interface Signals	33
Table 26. Miscellaneous Signals	34
Table 27. Power-Up Options During Reset	36
Table 28. Mobile Celeron™ Processor / Pentium® II Processor Frequency Ratios	37
Table 29. Power Planes	38
Table 30. RTC Well Signals	38
Table 31. Resume Well Signals	39
Table 32. Memory Segment Attributes	41
Table 33. Compatibility Memory Area	42
Table 34. Fixed I/O Ranges Decoded by the 440MX	46
Table 35. Variable I/O Decode Ranges (Available I/O Space is 0 - 64KB)	51



Table 36. Host Bus Transactions Supported	53
Table 37. Host Bus Responses Supported	54
Table 38. Special Cycle Transactions	
Table 39. Events Causing INIT# Active	58
Table 40. Sample Of Possible Options for 6 Row/3 DIMM Configurations	60
Table 41. Data Bytes on DIMM Used for Programming DRAM Registers	62
Table 42. Command Truth Table	63
Table 43. DQM Truth Table	64
Table 44. Operative Command Table	64
Table 45. MA Muxing vs. DRAM Address Split	69
Table 46. Programmable SDRAM Timing Parameters	70
Table 47. Available Memory for SMRAM when Extended SMRAM Enabled	74
Table 48. Extended SMRAM DRAM Memory Regions	75
Table 49. SMRAM Range Decode	77
Table 50. SMRAM Decode Control	77
Table 51. AC'97 Audio Pin Description	79
Table 52. Supported Data Streams	81
Table 53. PCI Commands Supported by the North Bridge/Cluster when Acting as a PCI Target	83
Table 54. PCI Commands Supported by North Bridge/Cluster when Acting as a PCI Initiator	85
Table 55. PCI Commands Supported by the South Bridge/Cluster when Acting as a PCI Target	87
Table 56. PCI Commands Supported by the South Bridge/Cluster when Acting as a PCI Initiator	88
Table 57. Rotating Priority Example	94
Table 58. DMA Transfer Size	95
Table 59. Address Shifting in 16-bit I/O DMA Transfers	95
Table 60. Terminal Count Summary	97
Table 61. DMA Cycle vs. I/O Address	100
Table 62. PCI Data Bus vs. DMA I/O Port Size	101
Table 63. DMA I/O Cycle Width vs. BE[3:0]#	101
Table 64. 8237 Registers and DDMA Function	103
Table 65. Mapping the 8237 Register to DDMA Peripheral	106
Table 66. Interval Timer Functions	109
Table 67. Interval Timer Counters I/O Address Map	109
Table 68. Counter Operating Modes	
Table 69. Interrupt Controller Register I/O Port Address Map	
Table 70. Typical Interrupt Functions	118
Table 71. Content of Interrupt Vector Byte for 80x86 System Mode	120
Table 72. Suggested Default Values for ICW Registers	
Table 73. SIRQ Frames	131

# intel

Table 74. IDE Legacy I/O Ports: Command Block Registers (CS1x# Chip Select)	134
Table 75. IDE Legacy I/O Port Definition: Control Block Registers (CS3x# Chip Select)	134
Table 76. Command Strobe Width for IDE Transaction Types	137
Table 77. IDETIMx Timing Modes for Drives 0 and 1	138
Table 78. Ultra DMA/33 Control Signal Redefinition	141
Table 79. System Clocking	149
Table 80. 82440MX Package Dimensions	154
Table 81. Alphabetical BGA Pin List	155
Table 82 GPIO Pin List	161



#### 1. INTRODUCTION

The Intel<sup>®</sup> 82443MX PCIset (440MX) is a single-component mobile chipset that is optimized for Intel<sup>®</sup> mobile Celeron<sup>™</sup> processors and Pentium<sup>®</sup> II processors for new Value and Mini notebook platforms.

The 440MX reduces the number of mobile chipset components without requiring any major programming model changes. It accomplishes this by integrating the 443BX North Bridge chipset (without AGP) and the PIIX4E South Bridge chipset while adding a two-channel, digital AC'97 link feature. This single-component mobile chipset is specifically designed to reduce system cost, space and power. The 440MX is packaged in 492 mBGA (the same package as the 443BX).

This document is intended for architects, engineers, product planners and marketing groups who develop technologies, products or positioning for the notebook PC market segment.

# 1.1 440MX Feature Summary

Table 1 summarizes the main feature set of the 440MX.

Table 1. Main Feature Set

Features	440MX
Proces	sor Interface
Processor/Host bus support	1 mobile Celeron processor / Pentium II processor at 66 MHz
Integrated	DRAM Controller
Capacity	8-256 MB
DIMMs	2 DIMMs (4 rows memory)
Data path size	64-bit without ECC
Type supported	SDRAM, 66 MHz
PCI B	us Interface
Revision	Rev. 2.2
Voltage	3.3V (5V tolerant buffers)
PCI bus masters	4
PCI interrupts	4
PC-PCI channels	1
Miscel	laneous Bus
Audio: AC'97	2 channels
IDE	1 channel





Features	440MX		
I/O Co	omponents		
Super I/O (FDC, PP, SP, IR), optional RTC	External (on X-bus only)		
Interface support for KBC, Flash, and other slow devices	X-bus (8-bit)		
Power Manag	gement Functions		
ACPI 1.0 compliant power management	Yes		
Legacy Power Management support	Yes		
System Management Support			
SMBus	Yes		
Wired For Management (WFM)	Yes		
Misc	ellaneous		
General Purpose Input/Output	31 GPIOs		
Programmable Chip Selects	2 (muxed w/GPIO) for X-bus option		
USB	2 ports / 1 HCl		

#### 1.2 440MX Features

- Processor/Host bus support
  - Optimized for mobile Celeron processors or Pentium II processors at 66 MHz host bus frequency
  - Supports 32-bit mobile Celeron processor / Pentium II processor bus addressing (no support for processor host bus 36-bit address extension)
  - 4 or 1 deep in-order queue; 4 or 1 deep request queue
  - Supports uni-processor systems only
  - In-order transaction and dynamic deferred transaction support
  - GTL+ bus driver technology (gated GTL+ receivers for reduced power)
- Integrated DRAM controller
  - 8 MB to 256 MB using 16/64/128 Mb generation
  - Supports up to 2 double-sided DIMMs (4 rows memory)
  - 64-bit data interface without ECC
  - 66 MHz memory clock
  - Standard and registered SDRAM (Synchronous) DRAM support (x-1-1-1 access)
  - Command issue rate of one per clock
  - Supports ONLY 3.3V DIMM DRAM configurations
  - Support for 16-/64-/128- Mbit DRAM devices
  - Support for symmetrical and asymmetrical DRAM addressing
  - Support for x8, x16 and x32 DRAM device width



- Refresh mechanism
  - Supports CAS-before-RAS
  - Self Refresh during C3, POS and Suspend mode (STR)
- Enhanced Open Page Arbitration SDRAM paging scheme
- Support for DIMM serial Presence Detect scheme via SMBus interface
- Support for DRAM power throttling
- PCI Bus interface
  - PCI Rev. 2.2, 3.3V, 33 MHz interface compliant
  - Asynchronous coupling to the host bus/core frequency
  - PCI parity generation support
  - CPU-to-PCI write assembly of full/partial line writes
  - Combines back-to-back sequential CPU-to-PCI memory writes into PCI burst writes
  - Data streaming support from PCI to DRAM (~120 MB/s for writes, ~100MB/s for reads)
  - Delayed transaction support for PCI reads which cannot be serviced immediately
  - Supports concurrent CPU, PCI transactions to main memory
  - Integrated PCI arbiter with multi-transaction arbitration mechanism
  - 4 PCI bus masters support for combination of Graphic, LAN, CardBus, Audio, Modem
  - Overall arbitration scheme and concurrency
  - Distributed arbitration model for optimum concurrency support
  - Concurrent operations of CPU, PCI supported via dedicated arbitration and data buffering logic
- PCI arbiter
- CPU bus arbiter
- DRAM arbitration for managing multiple request queues
- Internal DRAM controller arbitration between data requests and Refresh requests
  - Overall data buffering
  - Distributed data buffering model for optimum concurrency
  - DRAM write buffer with read-around-write capability
  - Dedicated CPU-DRAM, PCI-DRAM read buffers
  - CPU-PCI deferred transaction buffering (bi-directional for reads and writes)
  - Delayed transaction read buffering for PCI path
- System peripherals
  - Interrupt controller
  - 15 interrupts with dual cascaded 8259
  - Serial interrupt input
  - System timer, speaker tone generator
  - DMA controller supports the following:
    - Dual cascaded 8237
    - DDMA



- One channel PC/PCI
- Real Time Clock
  - ACPI-compliant one-month alarm
  - 256 bytes battery-backed RAM
- AC'97 link controller (2 channels)
  - Interface to AC'97 Audio CODEC
  - Interface to modem CODEC
- GPIO pins (31)
- 1 channel bus master IDE support ATA33
- X-bus support
  - SIO, KBC, and Flash are X-bus based
- SMBus
  - Host interface and slave interface
- Power management functions
  - ACPI 1.0 compliant power management
  - ACPI arbiter disable
  - PCI CLOCKRUN# and PME# support
  - Static Clock Gating for AC'97 and USB
  - Processor system bus power management
  - Stop Grant and Halt special cycle translation from the host to the PCI bus
  - Support for system Suspend/Resume via SUSCLK/SUS\_STAT# (i.e., DRAM and Power-on Suspend)
  - SDRAM Self-Refresh power-down support via CKE pin in Suspend mode
  - Independent, internal dynamic clock gating reduces the 440MX's average power dissipation
  - Static Stop Clock support
  - Power-on Suspend mode
  - Suspend-to-DRAM
  - Suspend-to-Disk
- System management
  - SMI# generation
  - SMRAM space remapping to A0000h (128 KB)
  - Optional extended SMRAM space above 128MB, additional 128K/256K/512K/1MB TSEG from Top of Memory, cacheable (cacheability controlled by the processor)
- Signals/Packaging/Power
  - 416 signals
  - 492 mBGA
  - 3.3V core and mixed 3.3V with 5V tolerant and GTL I/O Buffers
  - 1.65 W TDP (typical) power dissipation with low power features enabled



#### 2. ARCHITECTURE OVERVIEW

The 440MX is a single-component chipset that integrates the North Bridge and the South Bridge, and an additional AC'97 digital link (2 channels) into one chip. It replaces the ISA interface with an 8-bit X-bus that supports KBC, SIO and Flash memory. Figure 1 illustrates a block diagram of the 440MX platform.




Figure 1. 440MX Platform Block Diagram

5



#### 3. REFERENCES

Intel® 82443MX PCIset Electrical and Thermal Specification, Rev. 3.1 (Order number)

GTL+ I/O Specification (Order number)

Design for Testability

82C54 Datasheet (Order number)

Serialized IRQ Support for PCI Systems, Rev 6.0 (Order number)

Universal Host Controller Interface (UHCI) Design Guide, Rev 1.1 (Order number 297650-002)

AT Attachment Specification (Order number)

ATA Synchronous DMA Transfer Protocol (Proposal), Rev 0.40, Quantum Corp.

System Management Bus Specification, Rev 1.0

PCI 3.3 Signaling Environment DC and AC Specifications

AC'97 Rev 2.0 Specification (draft rev. 0.96)

PCI Local Bus Specification, Revision 2.2.



#### 4. SIGNAL DESCRIPTION AND PIN STATES

#### 4.1 Pin List

This section provides a detailed description of the 440MX signals. The signals are arranged in functional groups according to their associated interface. Table 2 through Table 15 provide pin descriptions for each signal. The state of each 440MX signal during Reset is provided in the Power-Up State Initial Value section (Section 0).

Some signals, i.e., HCLKIN, CPU Sideband signals are voltage dependent on the CPU clock interface. For mobile Celeron processors, it is 2.5V.

Note that the processor address and data bus signals are logically inverted. In other words, the actual values are inverted of what appears on the processor bus. All processor control signals follow normal convention. A "0" indicates an active level (low voltage) if the signal is followed by the # symbol and a "1" indicates an active level (high voltage) if the signal has no # suffix.

The "#" symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When "#" does not follow the signal name the signal is asserted at the high voltage level.

The following notations are used to describe the signal type:

I Input pin

O Output pin

OD Open Drain Output pin. This pin requires a pullup to the VCC of the processor core.

I/OD Input / Open Drain Output pin. This pin requires a pullup to the VCC of the processor core.

I/O Bi-directional Input/Output pin

The signal description also includes the type of buffer used for the particular signal:

GTL+ Open Drain GTL+ interface signal. Refer to the GTL+ I/O Specification for complete details.

PCI PCI bus interface signals. These signals are compliant with the PCI 5.0V Signaling Environment DC and AC Specifications.

**CMOS** The CMOS buffers are Low Voltage TTL compatible signals. These are 3.3V only.



# 4.1.1 SIGNAL DESCRIPTION

**Table 2. Host Interface Signal Description** 

Signal	Туре	Description
A20GATE	1	Address 20 Gate. This input from the keyboard controller is logically combined with a bit in Port 92h which is then output via the A20M# signal. A20GATE saves the external OR gate needed with various other chipsets.
A20M#	OD	Address 20 Mask. A20M# goes active by either setting the appropriate bit in the Port 92h Register, or by the A20GATE input signal.
ADS#	I/O	Address Strobe. The processor bus owner asserts ADS# to indicate the first of two cycles of a request phase.
BNR#	I/O	<b>Block Next Request</b> . Used to block the current request bus owner from issuing a new request. This signal is used to dynamically control the processor bus pipeline depth.
BPRI#	I/O	Priority Agent Bus Request. The 440MX is the only Priority Agent on the processor bus. The 440MX asserts this signal to obtain the ownership of the address bus. This signal has priority over symmetric bus requests and will cause the current symmetric owner to stop issuing new transactions unless the HLOCK# signal was asserted.
BREQ0#	I/O	Symmetric Agent Bus Request. BREQ0# is asserted during CPURST# to configure the symmetric bus agents and is negated two host clocks after CPURST# is negated.
CPURST#	I/O	CPU Reset. The CPURST# pin is an output from the 440MX. The 440MX generates this signal based on the PCIRST# signal (generated internally from the South Bridge/Cluster) and the SUS_STAT# pin. CPURST# allows the processor to begin execution in a known state.
DBSY#	I/O	<b>Data Bus Busy</b> . Used by the data bus owner to hold the data bus for transfers requiring more than one cycle.
DEFER#	I/O	<b>Defer</b> . The 440MX generates a deferred response as defined by the 440MX's dynamic defer policy. The 440MX also uses the DEFER# signal to indicate a processor retry response.
DRDY#	I/O	Data Ready. Asserted for each cycle that data is transferred.
FERR#	I	Numeric Coprocessor Error. This signal is tied to the coprocessor error signal on the processor. If FERR# is asserted, the 440MX generates an internal IRQ13 to its interrupt controller unit. It is also used to gate the IGNNE# signal to ensure that IGNNE# is not asserted to the processor unless FERR# is active.
HA[31:3]#	I/O	Address Bus. HA[31:3]# connects to the processor address bus. During processor cycles the HA[31:3]# are inputs. Note that the address bus is inverted on the processor bus.
HD[63:0]#	I/O	<b>Host Data</b> . These signals are connected to the processor data bus. Note that the data signals are inverted on the processor bus.



Signal	Туре	Description
HIT#	I/O	<b>Hit</b> . Indicates that a caching agent holds an unmodified version of the requested line. Also driven in conjunction with HITM# by the target to extend the snoop window.
HITM#	I/O	<b>Hit Modified</b> . Indicates that a caching agent holds a modified version of the requested line and that this agent assumes responsibility for providing the line. Also, driven in conjunction with HIT# to extend the snoop window.
HLOCK#	I/O	Host Lock. All processor cycles sampled with the assertion of HLOCK# and ADS#, until the negation of HLOCK# must be atomic, i.e., no PCI snoopable access to DRAM is allowed when HLOCK# is asserted by the processor.
HREQ(4:0)#	I/O	Request Command. Asserted during both clocks of a request phase. In the first clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type. The transactions supported by the 440MX Host Bridge are defined in Section 7.1.
HTRDY#	I/O	<b>Host Target Ready</b> . Indicates that the target of the processor transaction is ready to enter the data transfer phase.
IGNNE#	OD	Ignore Numeric Error. This signal is connected to the ignore error pin on the processor. IGNNE# is only used if the 440MX coprocessor error reporting function is enabled in the XBCSA Register (bit 5=1). If FERR# is active, indicating a coprocessor error, a write to the Coprocessor Error Register (F0h) causes the IGNNE# to be asserted. IGNNE# remains asserted until FERR# is negated. If FERR# is not asserted when the Coprocessor Error Register is written, the IGNNE# signal is not asserted.
INIT#	OD	Initialization. INIT# is asserted in response to any one of the following conditions:
		When the System Reset bit in the Reset Control Register is reset to 0 and the Reset CPU bit toggles from 0 to 1, the 440MX initiates a soft reset by asserting INIT#.
		If a Shut Down Special cycle is decoded on the PCI Bus.
		If the RCIN# signal is asserted.
		If a write occurs to Port 92h, bit 0.
		When asserted, INIT# remains asserted for approximately 64 PCI clocks before being negated.
		Mobile Celeron processor / Pentium II Processor:
		During Reset: High After Reset: High During POS: High
INTR	OD	CPU Interrupt. INTR is driven by the 440MX to signal the CPU that an interrupt request is pending and needs to be serviced. It is asynchronous with respect to SYSCLK or PCICLK and is always an output. The interrupt controller must be programmed following PCIRST# to ensure that INTR is at a known state.  During Reset: Low After Reset: Low During POS: Low



Signal	Туре	Description
NMI	OD	Non-Maskable Interrupt. NMI is used to force a non-maskable interrupt to the processor. The 440MX can generate an NMI when either SERR# or IOCHK# is asserted. The processor detects an NMI on a rising edge. NMI is reset by setting the corresponding NMI source enable/disable bit in the NMI Status and Control Register.
RCIN#	I	<b>Keyboard Controller Reset processor</b> . This pin from the keyboard controller saves the external OR gate needed. This is called RESET processor, because it uses the KBC terminology. However, the signal is mainly used to generate INIT#.
RS(2:0)#	I/O	Response. Indicates type of response according to the following:
		RS[2:0] Response Type 000 Idle state 001 Retry response 010 Deferred response 011 Reserved (Not driven by the 440MX) 100 Hard failure (Not driven by the 440MX) 101 No data response 110 Implicit writeback 111 Normal data response
SMI#	OD	System Management Interrupt. SMI# is an active low output synchronous to PCICLK that is asserted by the 440MX in response to one of many enabled hardware or software events.
		<b>Note</b> : The 440MX allows synchronous SMI events to generate SMI# even after STPCLK# has occurred.
STPCLK#	OD	Stop Clock Request. STPCLK# is an active low synchronous output synchronous to PCICLK that is asserted by the 440MX in response to one of many hardware or software events. When the processor samples STPCLK# asserted, it responds by stopping its internal clock.



Table 3. Memory I/F Signal Description

Signal	Туре	Description
CKE(3:0)#	0	Clock Enable (SDRAM). Clock Enable is used to signal a self-refresh or power-down command to an SDRAM array when entering system Suspend. CKE is also used to dynamically power down inactive SDRAM rows.
CS(3:0)#	0	Chip Select (SDRAM). For memory rows configured with SDRAM these pins select the particular SDRAM components during the active state.
DQM(7:0)	0	Input/Output Data Mask (SDRAM). These pins act as synchronized output enables during read cycles and as a byte enables during write cycles. The read cycles require Tdqz clock latency before the functions are performed. In the case of write cycles, byte-masking functions are performed during the same clock when write data is driven (i.e., 0 clock latency).
MA(13,12#,11# , 10, (9:0)#)	0	<b>Memory Address (SDRAM).</b> MA(13,12#:11#,10,(9:0)#) signals provide the multiplexed row and column address to DRAM. Each Memory address line has a programmable buffer strength to optimize for different signal loading conditions.
MD(63:0)	I/O	Memory Data (SDRAM). These signals interface to the DRAM data bus.
SCAS#	0	SDRAM Column Address Strobe (SDRAM). The SCAS# signal generates SDRAM commands encoded on SRAS#/SCAS#/WE# signals.
SRAS#	0	SDRAM Row Address Strobe (SDRAM). The SRAS# signal generates SDRAM commands encoded on SRAS#/SCAS#/WE# signals.
WE#	0	Write Enable Signal (SDRAM). WE# is asserted during writes to DRAM. The WE# lines have a programmable buffer strength that can be optimized for different signal loading conditions.



**Table 4. IDE Signal Description** 

Signal	Туре	Description
PDA[2:0]	0	IDE Device Address. These output signals are connected to the corresponding signals on the IDE connectors. They are used to indicate which byte in either the ATA command block or control block is being addressed.
PDCS1#	0	IDE Device Chip Selects for 100 Range. For ATA Command Register block. This output signal is connected to the corresponding signal on the IDE connector.
PDCS3#	0	<b>IDE Device Chip Select for 300 Range</b> . For ATA Control Register block. This output signal is connected to the corresponding signal on the IDE connector.
PDD[15:0]	I/O	<b>IDE Device Data</b> . These signals directly drive the corresponding signals on the IDE connector.
PDDAK#	0	IDE Device DMA Acknowledge. This signal directly drives the DAK# signal on the IDE connectors. It is asserted by the 440MX to indicate to IDE DMA slave devices that a given data transfer cycle (assertion of PDIOR# or PDIOW#) is a DMA data transfer cycle. This signal is used in conjunction with the PCI bus master IDE function and is not associated with any AT-compatible DMA channel.
PDDRQ	I	IDE Device DMA Request. This input signal is directly driven from the DREQ signal on the IDE connector. It is asserted by the IDE device to request a data transfer. This signal is used in conjunction with the PCI bus master IDE function and is not associated with any AT-compatible DMA channel.
PDIOR# (PDWSTB / PRDMARDY#)	0	Disk I/O Read (PIO and Non-Ultra33 DMA). This is the command to the IDE device that it may drive data onto the PDD lines. Data is latched by the 440MX on the de-assertion edge of PDIOR#. The IDE device is selected either by the ATA Register file chip selects (PDCS1#, PDCS3#) and the PDA lines, or the IDE DMA acknowledge (PDDAK#).
		Disk Write Strobe (Ultra33 DMA Writes to Disk). This is the data write strobe for writes to disk. When writing to disk, the 440MX drives valid data on rising and falling edges of PDWSTB.
		Disk DMA Ready (Ultra33 DMA Reads from Disk). This is the DMA ready for reads from disk. When reading from disk, the 440MX de-asserts PRDMARDY# to pause burst data transfers.
PDIOW# (PDSTOP)	0	Disk I/O Write (PIO and Non-Ultra33 DMA). This is the command to the IDE device that it may latch data from the PDD lines. The IDE device latches data on the de-assertion edge of PDIOW#. The IDE device is selected either by the ATA Register file chip selects (PDCS1#, PDCS3#) and the PDA lines, or the IDE DMA acknowledge (PDDAK#).
		Disk Stop (Ultra33 DMA). The 440MX asserts this signal to terminate a burst.
PIORDY	I	I/O Channel Ready (PIO). This signal keeps the strobe active (PDIOR# on reads, PDIOW# on writes) longer than the minimum width. It adds wait states to PIO transfers.
		Disk Read Strobe (Ultra33 DMA Reads from Disk). When reading from disk, the 440MX latches data on rising and falling edges of this signal.



Signal	Туре	Description
		Disk DMA Ready (Ultra33 DMA Writes to Disk). When writing to disk, this signal is de-asserted by the disk to pause burst data transfers.

# Table 5. Other System/Test Signal Description

Signal	Туре	Description
SPKR / GPIO(14)	O / I/O	<b>Speaker</b> . The SPKR signal is the output of counter 2 and is internally "ANDed" with Port 61h bit 1 to provide Speaker Data Enable. This signal drives an external speaker driver device. Upon PCIRST#, its output state is 0. This signal is muxed with GPIO(14). Refer to Section 4.2 for the pin count.
TEST#	I	Intel Reserved signal. This signal must be strapped to an external pull-up resistor.

# Table 6. PCI I/F Signal Description

Signal	Туре	Description
AD[31:0]	I/O	<b>PCI Address/Data</b> . AD[31:0] is a multiplexed address and data bus. During the first clock of a transaction, AD[31:0] contain a physical byte address (32 bits). During subsequent clocks, AD[31:0] contain data.
C/BE[3:0]#	I/O	<b>Bus Command and Byte Enables</b> . The command and byte enable signals are multiplexed on the same PCI pins. During the address phase of a transaction, C/BE[3:0]# define the bus command. During the data phase C/BE[3:0]# are used as Byte Enables.
		C/BE[3:0]# Command Type
		0 0 0 0 Interrupt Acknowledge 0 0 0 1 Special Cycle 0 0 1 0 I/O Read 0 0 1 1 I/O Write 0 1 1 0 Memory Read 0 1 1 1 Memory Write 1 0 1 0 Configuration Read 1 0 1 1 Configuration Write 1 1 0 0 Memory Read Multiple 1 1 1 0 Memory Read Line 1 1 1 1 Memory Write and Invalidate
		All command encodings not shown here are Reserved. The 440MX does not use reserved values, and does not respond if a PCI master generates a cycle using one of the reserved values.
CLKRUN#	I/OD	PCI Clock Run. CLKRUN# uses a protocol between the 440MX and various peripherals for dynamic starting and stopping of the PCI clock.

13



Signal	Туре	Description
DEVSEL#	I/O	<b>Device Select</b> . The 440MX asserts DEVSEL# to claim a PCI transaction. As an output, the 440MX asserts DEVSEL# when it claims a PCI cycle. As an input, DEVSEL# indicates the response to a the 440MX-initiated transaction on the PCI bus. DEVSEL# is three-stated from the leading edge of PCIRST# and remains three-stated by the 440MX until driven as a target.
FRAME#	I/O	Cycle Frame. FRAME# is driven by the current Initiator to indicate the beginning and duration of an access. While FRAME# is asserted data transfers continue. When FRAME# is negated the transaction is in the final data phase. FRAME# is an input to the 440MX when it is the target. FRAME# is an output when the 440MX is the initiator and remains three-stated by the 440MX until driven as an initiator.
GNTA# /	0/10	PC/PCI DMA Acknowledge. See Section 7.7 for a description.
GPIO(3)		If the PC/PCI request is not needed, these can be used as general-purpose inputs.
IRDY#	I/O	Initiator Ready. IRDY# indicates the 440MX's ability, as an Initiator, to complete the current data phase of the transaction. It is used in conjunction with TRDY#. A data phase is completed on any clock when both IRDY# and TRDY# are sampled asserted. During a write, IRDY# indicates the 440MX has valid data present on AD[31:0]. During a read, it indicates the 440MX is prepared to latch data. IRDY# is an input to the 440MX when the 440MX is the Target and an output when the 440MX is an Initiator. IRDY# remains three-stated by the 440MX until driven as an initiator.
PAR	I/O	Calculated Parity. PAR is "even" parity and is calculated on 36 bits — AD[31:0] plus C/BE[3:0]#. "Even" parity means that the number of "1"s within the 36 bits plus PAR is counted and the sum is always even. PAR is always calculated on 36 bits regardless of the valid byte enables. PAR is generated for address and data phases and is only guaranteed to be valid one PCI clock after the corresponding address or data phase. PAR is driven and three-stated identically to the AD[31:0] lines except that PAR is delayed by exactly one PCI clock. PAR is an output during the address phase (delayed one clock) for all 440MX-initiated transactions. It is also an output during the data phase (delayed one clock) when the 440MX is the Initiator of a PCI write transaction, and when it is the Target of a read transaction.
PCIRST#	0	PCI Reset. The 440MX asserts PCIRST# to reset devices that reside on the PCI bus. The 440MX asserts PCIRST# during power-up and when a hard Reset sequence is initiated through the RC (CF9h) Register. PCIRST# is driven inactive a minimum of 1 ms after PWROK is driven active. PCIRST# is driven for a minimum of 1 ms when initiated through the RC Register. PCIRST# is asserted after PWROK is de-asserted in the STR state.
PGNT[3]# / GPIO(30)	I/O	PCI Grants. 4 channels of bus master on the PCI bus.
PGNT[2:0]#		PGNT[3]# is multiplexed with GPIO.
PIRQ(A-B)#, PIRQ(C-D)# / GPIO(22:23)	I/OD	<b>PCI Interrupt Requests</b> . The PIRQx# signals can be routed to interrupts 3, 4, 5, 6, 7, 9, 10, 11, 12, 14 or 15 as described in Section 7.10.1.8. Each PIRQx# line has a separate Route Control Register.



Signal	Туре	Description
		PIRQC# and PIRQD# are multiplexed with GPIO.
PLOCK#	I/O	PCI Lock. Indicates an exclusive bus operation and may require multiple transactions to complete. The 440MX asserts PLOCK# when it is doing non-exclusive transactions on PCI. PLOCK# is ignored when PCI masters are granted the bus.
PME# / GPIO(0)	I / I/O	<b>PCI Power Management Event</b> . Driven by PCI peripherals to wake the system from low-power states S1-S5. Now included in the PCI specification.
PREQ[3]# / GPIO(29) PREQ[2:0]#	I/O	PCI Requests. 4 channels of bus master on the PCI bus.
REQA# / GPIO(2)	I	PC/PCI DMA Request. See Section 7.7 for a description.
		If the PC/PCI request is not needed, this signal can be used as a GPIO.
SERR#	I/OD	System Error. SERR# can be pulsed active by any PCI device that detects a system error condition. Upon sampling SERR# active, the 440MX can be programmed to generate an NMI, SMI#, or interrupt. Some internal conditions can also cause the 440MX to drive SERR# active.
STOP#	I/O	<b>Stop</b> . STOP# indicates that the 440MX, as a Target, is requesting an initiator to stop the current transaction. As an Initiator, STOP# causes the 440MX to stop the current transaction. STOP# is an output when the 440MX is a Target and an input when the 440MX is an Initiator. STOP# is three-stated from the leading edge of PCIRST#. STOP# remains three-stated until driven by the 440MX as a slave.
TRDY#	I/O	Target Ready. TRDY# indicates the 440MX's ability to complete the current data phase of the transaction. TRDY# is used in conjunction with IRDY#. A data phase is completed when both TRDY# and IRDY# are sampled asserted. During a read, TRDY# indicates that the 440MX, as a Target, has placed valid data on AD[31:0]. During a write, it indicates the 440MX, as a Target is prepared to latch data. TRDY# is an input to the 440MX when the 440MX is the Initiator and an output when the 440MX is a Target. TRDY# is three-stated from the leading edge of PCIRST#. TRDY# remains three-stated by the 440MX until driven as a target.

# Table 7. AC'97 Signal Description

Signal	Туре	Description
AC_BIT_CLK	I	AC'97 Bit Clock. 12.288 MHz serial data clock
AC_RST#	0	AC'97 Reset. Master H/W Reset
AC_SDATA_ IN(0)	I	AC'97 Serial Data In. Serial TDM data input
AC_SDATA_ IN(1)	I	AC'97 Serial Data In. Serial TDM data input

# intel

## 82443MX PCIset

AC_SDATA_ OUT	0	AC'97 Serial Data Out. Serial TDM data output
AC_SYNC	0	AC'97 Sync. 48 KHz fixed rate sample sync

# **Table 8. Interrupt Signal Description**

Signal	Туре	Description
IRQ(14)	I	Interrupt Request 14. This interrupt input is connected to the IDE drive.
SERIRQ / GPIO(7)	I/OD	<b>Serial Interrupt Request</b> . This pin conveys the serial interrupt protocol. This signal is muxed with GPIO(7).

# **Table 9. RTC Signal Description**

Signal	Туре	Description
RTCX1	Specia I	<b>32 KHz crystal</b> . Connected to the 32.768 KHz crystal. If no external crystal is used, then RTCX1 can be driven with the desired clock rate.
RTCX2	Specia I	<b>32 KHz crystal</b> . Connected to the 32.768 KHz crystal. If no external crystal is used, then RTCX2 should remain floating.

# Table 10. Clocks, Reset, PLLs and Miscellaneous Signal Description

Signal	Туре	Description
CLK48	I	48 MHz Clock. This signal runs the USB controller.
DCLK	I	<b>SDRAM Clock</b> . Feedback reference from the external zero-delay SDRAM clock buffer. The 440MX uses this clock when accessing an SDRAM array.
DCLKO	0	<b>SDRAM Clock Out</b> . 66 MHz SDRAM clock reference generated internally by the 440MX onboard PLL. It feeds an external buffer that produces multiple copies for the DIMMs.
HCLKIN	I	<b>Host Clock In</b> . This pin receives a buffered host clock. This clock is used by all of the 440MX's logic that resides is in the Host clock domain.
		This clock is used by an internal PLL to generate clock references for 66 MHz operations.
		During POS/STR HCLKIN must be low.
		This is the same or identical clock that goes to processor.
OSC	I	Oscillator Clock. Used for 8254 timers. Runs at 14.31818 MHz.
PCICLK	I	<b>PCI Clock</b> . This is a buffered PCI clock reference that is synchronously derived by an external clock synthesizer component from the host clock. This clock is used by all of the 440MX's logic that resides in the PCI clock domain.
		During POS/STR PCLKIN must be low.



# Table 11. USB Signal Description

Signal	Туре	Description
OC[1:0]#	I	Overcurrent Indicators. These signals set corresponding bits in the USB controller to indicate that an overcurrent condition has occurred.
USBPRT[0]+, USBPRT[0]-	I/O	Universal Serial Bus Port 0 Differential. Bus Data/Address/Command Bus.
USBPRT[1]+, USBPRT[1]-	I/O	Universal Serial Bus Port 1 Differential. Bus Data/Address/Command Bus.

# Table 12. SMBus Signal Description

Signal	Туре	Description
SMBCLK	I/OD	SMBus Clock. SMBus Clock Pin. External pullup required.
SMBDATA	I/OD	SMBus Data. SMBus Data Pin. External pullup required.

# Table 13. Power Management Signal Description

Signal	Туре	Description
BATLOW# / GPIO(11)	I / I/O	<b>Battery Low</b> . This signal is on the Resume plane. If the Battery Low function is not needed, then this signal is used as a general-purpose I/O pin.
CPUSTP#	0	<b>Stop CPU Clock</b> . This signal is an output to the external clock generator to turn off the processor and memory clocks. This is done prior to entering the C3 state, as well as the S1 and S2 states.
EXSMI# / GPIO(24)	1/1/0	External System Management Interrupt. EXSMI# is a falling edge-triggered input to the 440MX indicating that an external device is requesting the system to enter SMM mode. When enabled, a falling edge on EXSMI# results in the assertion of SMI# to the processor. EXSMI# is an asynchronous input to the 440MX. However, when the setup and hold times are met it is only required to be asserted for one PCICLK. Once de-asserted it must remain de-asserted for at least four PCICLKs to allow the edge detect logic to PCIRST#. An external pullup should be placed on this signal if it is not used; otherwise it is not always guaranteed to be driven.
		EXSMI# can cause an SERR# (if enabled).
		This signal resides on the RESUME plane.
		If EXSMI# is not used, this signal can be used as a GPIO.
LID / GPIO(10)	1 / 1/0	<b>Lid</b> . Input from the lid button/switch. This signal can be used to generate wake events or interrupts. This signal is muxed with GPIO(10).
PCISTP#	0	<b>Stop PCI Clock.</b> This signal is an output to the external clock generator to turn off the PCI clock.

17



Signal	Туре	Description
PWRBTN#	I	Power Button. This signal causes the SMI# or SCI to request that the system enter a Sleep state. If already in a Sleep state, it causes a wake event. If PWRBTN# is pressed for four seconds, it causes an unconditional transition (power button override) to the S5 state with only the PWRBTN# available as a wake event. An override occurs even if the system is in the S1-S4 states.
PWROK	I	<b>Power OK</b> . When asserted, PWROK is an indication to the 440MX that STR (Suspend-to-RAM) power plane and PCICLK has been stable for at least 1 ms. PWROK can be driven asynchronously. When PWROK is negated, the 440MX asserts PCIRST# and RSTDRV. It also resets the processor.
RI# / GPIO(12)	1 / 1/0	<b>Ring Indicate</b> . When asserted, this signal indicates that a telephone ringing signal has been received by the modem and that the 440MX should wake up the system to accept data from the call. This signal is muxed with GPIO(12).
RSMRST#	I	Resume Well Reset. Used for resetting the Resume well. If using a PS'98 power supply, then no external RC circuit is required. Otherwise, a 1 ms delay is needed.
SUS_STAT#	0	<b>Suspend Status</b> . This signal is asserted by the 440MX to indicate that the system will be entering a low-power state soon. It can be used by peripherals as an indication that they should isolate their outputs that may be going to powered-off planes.
SUSA#	0	<b>Power plane control.</b> Shuts off power to all non-critical systems when in the S1 (Power-On Suspend) or S2 (Power-On Suspend w/ full Reset) state. This signal goes low to turn off the power.
SUSB#	0	<b>Power plane control</b> . Shuts off power to all non-critical systems when in the S3 (Suspend-to-RAM) state. This signal goes low to turn off the power.
SUSC#	0	<b>Power plane control</b> . Shuts power to all non-critical systems when in the S4 (Suspend-to-Disk) or S5 (Soft Off) states. This signal goes low to turn off the power.
SUSCLK	0	<b>Suspend Clock</b> . 32.768 KHz. This output signal from the Real Time Clock generator circuit is used as the Refresh clock for the 440MX. This signal is always running, except in the Suspend-to-Disk or Soft-Off states.
		During Reset: Running
		After Reset: Running
		During POS, STR: Running
THRM# / GPIO(8)	I / I/O	<b>Thermal Alarm</b> . Active low signal generated by external hardware to start the Hardware clock throttling mode. This signal can also generate an SMI# or an SCI. This signal is muxed with GPIO(8).



Table 14. GPIO Signal Description

Signal	Default Type*	Description
GPIO[0,1,2,4,5,6,7,8,9,10,11,12,13,15,17,18,20,21,22,23,24,27,29,30]	Input	General Purpose I/O. Handled by system processor. Some of the 31 GPIO signals are muxed with other functions. (See Section 4.1.2 for the GPIO definition.)  3.3V only or 3.3/5V (3.3V drive with 5V tolerant). See Table 24 for details.
GPIO[3,14,16, 19,25,26,28]	Output	General Purpose I/O. Handled by system processor. Some of the 31 GPIO signals are muxed with other functions. (See Section 4.1.2 for the GPIO definition.)  3.3V only or 3.3/5V (3.3V drive with 5V tolerant). See Table 24 for details.

**Note:** \*This table specifies the default direction of the pins selected as GPIOs (GPIO\_DIR Register Dev #7, Function 3, Power Management I/O Space).

Table 15. X-bus Signal Description

Signal	Туре	Description
BIOSCS#	0	ROM BIOS Chip Select. This chip select is driven active during read or write accesses to enabled BIOS memory ranges.
DACK(3)# / GPIO(28)	I/O	DMA Acknowledge. The DACK output lines indicate that a request for DMA service has been granted by the 440MX. These lines should be used to decode the DMA slave device with the IOR# or IOW# line to indicate selection. Upon PCIRST#, these lines are set inactive (high). DACK3# is muxed with GPIO(28).
DACK(2:0)#	0	DMA Acknowledge. The DACK output lines indicate that a request for DMA service has been granted by the 440MX. These lines should be used to decode the DMA slave device with the IOR# or IOW# line to indicate selection. Upon PCIRST#, these lines are set inactive (high).
DREQ(3) / GPIO(27)	I/O	<b>DMA Request</b> . The DREQ lines are used to request DMA service from the 440MX's DMA controller. All inactive to active edges of DREQ are assumed to be asynchronous. The request must remain active until the appropriate DACKx# signal is asserted.
		DREQ3 is muxed with GPIO(27).
DREQ(2:0)	I	<b>DMA Request</b> . The DREQ lines are used to request DMA service from the 440MX's DMA controller. All inactive to active edges of DREQ are assumed to be asynchronous. The request must remain active until the appropriate DACKx# signal is asserted.
IOCHRDY	I/O	I/O Channel Ready. Resources on the X-bus de-assert IOCHRDY to indicate that additional time (wait states) is required to complete the cycle. This signal is normally high on the X-bus.



Signal	Туре	Description
IOR#	I/O	I/O Read. IOR# is the command to an X-bus I/O slave device that the slave may drive data on to the X-bus data bus (SD[15:0]). The I/O slave device must hold the data valid until after IOR# is negated. IOR# is driven high upon PCIRST#.
		During Reset: High-Z After Reset: High During POS: High
IOW#	I/O	I/O Write. IOW# is the command to an X-bus I/O slave device that the slave may latch data from the X-bus data bus (SD[7:0]). IOW# is driven high upon PCIRST#.
		During Reset: High-Z After Reset: High During POS: High
IRQ12 (Mouse IRQ)	I	Interrupt Request 12/ Mouse Interrupt. This pin provides a mouse interrupt function. Config Dev #7, offset 4e :bit 4 in the X-bus Chip Select Register determines the functionality of IRQ12. When bit 4=0, the standard interrupt function is provided and this pin can be tied to the X-bus connector. When bit 4=1, the mouse interrupt function is provided and this pin can be tied to the IRQ12 output of the keyboard controller.
		When the mouse interrupt function is selected, a low-to-high transition on this signal is latched by the 440MX and an INT is generated to the processor as IRQ12. An internal IRQ12 interrupt will continue to be generated until a Reset or an I/O read access to address 60h (falling edge of IOR#) is detected. After Reset, this pin provides the standard IRQ12 function (as an input).
IRQ8# / GPIO(6)	I / I/O	IRQ8# is always an active low edge-triggered interrupt input (i.e., this interrupt cannot be modified by software). Upon PCIRST#, IRQ8# is placed in active-low edge-sensitive mode. This signal is muxed with GPIO(6).
		During Reset: High-Z After Reset: High-Z During Powerdown: High-Z
IRQ[3:7]	I	Interrupt Requests [3:7]. The IRQ signals provide both system board components and X-bus I/O devices with a mechanism for asynchronously interrupting the processor. The assertion mode of these inputs depends on the programming of the two ELCR Registers. When an ELCR bit is programmed to a 0, a low-to-high transition on the corresponding IRQ line is recognized as an interrupt request. This "edge-triggered" mode is the 440MX default. When an ELCR bit is programmed to a 1, a high level on the corresponding IRQ line is recognized as an interrupt request. This mode is "level-triggered" mode.
IRQ1 (KBC IRQ)	1	<b>Keyboard Interrupt</b> . This is the interrupt from the keyboard controller. An internal flip-flop is placed between the pin and the 8259 to be compatible with keyboard controllers which only pulse IRQ1 to signal an interrupt. A low-to-high transition on IRQ1 can be latched by the 440MX. Reads to port 60h clear the internal flip flop, at which time the flip-flop is armed for another low-to-high transition.
KBCCS# /	0 / I/O	Keyboard Chip Select. KBCCS# is asserted during I/O Read or Write accesses



Signal	Туре	Description
GPIO(26)		to KBC. This signal is muxed with GPIO(26).
MCCS# / GPIO(25)	O / I/O	Microcontroller Chip Select. Dedicated chip select for an external microcontroller. The I/O registers for the microcontroller are hard coded to I/O locations 62h and 66h.
		During Reset: High After Reset: High During POS: High
		This signal is muxed with GPIO(25).
MEMR#	I/O	Memory Read. MEMR# is the command to a memory slave that it may drive data onto the X-bus data bus.
		During Reset: High-Z After Reset: High During POS: High
MEMW#	I/O	<b>Memory Write</b> . MEMW# is the command to a memory slave that it may latch data from the X-bus data bus.
		During Reset: High-Z After Reset: High During POS: High
PCS(1)# / GPIO(16)	O / I/O	<b>Programmable Chip Selects</b> . This active low chip select is asserted for ISA I/O cycles that hit the range programmed into the Device Monitors[9,10] Function 3,
PCS(0)# / GPIO(19)		PM I/O space. It is assumed that the peripheral selected via this pin resides on the X-bus.
. ,		NOTE: PCS(1:0)# pins are included in the GPIO section (Section 4.1.2).
RSTDRV	0	Reset Drive. The 440MX asserts RSTDRV to reset devices that reside on the X-bus. The 440MX asserts this signal during a hard Reset and during power-up. RSTDRV is asserted during power-up and de-asserted after PWROK is driven active. RSTDRV is also driven active for a minimum of 1 ms if a hard Reset has been programmed in the RC Register.
		During Reset: High After Reset: Low During POS: Low
SA[18:0]	I/O	System Address Bus. These address lines define the selection with the granularity of one byte within the 512KB section of memory. For I/O accesses, only SA(15:0) are used. The 440MX always owns the X-bus during slave and legacy DMA cycles. SA[18:0] are at an unknown state upon PCIRST#.
		DURING A DMA I/O CYCLE, THE ADDRESS BUS WILL BE DRIVEN TO 00H TO PREVENT OTHER I/O DEVICES FROM FALSELY DECODING THE CYCLE.
		During Reset: High-Z After Reset: Undefined During POS: Last Address



Signal	Туре	Description
SD[7:0]	I/O	<b>System Data Bus</b> . SD[7:0] provide the 8-bit data path for devices residing on the X-bus. The 440MX three-states SD[7:0] during PCIRST#.
SYSCLK	0	<b>X-Bus System Clock</b> . SYSCLK is the reference clock for the X-bus. It drives the X-bus directly. The SYSCLK is generated by dividing PCICLK by four.
		During Reset: Running After Reset: Running During POS: Low
		NOTE: This clock is needed for external IR.
тс	0	<b>Terminal Count</b> . The 440MX asserts TC to DMA slaves as a terminal count indicator. The 440MX asserts TC after a new address has been output, if the byte count expires with that transfer.
		When all the DMA channels are not in use, TC is negated (low). Upon PCIRST#, TC is inactive.
		During Reset: High After Reset: Low During POS: High
ZEROWS#	I	Zero Wait States. An ISA slave asserts ZEROWS# after its address and command signals have been decoded to indicate that the current cycle can be shortened. A 16-bit ISA memory cycle can be reduced to two SYSCLKs. An 8-bit memory or I/O cycle can be reduced to three SYSCLKs. ZEROWS# has no effect during 16-bit I/O cycles.
		If IOCHRDY is negated and ZEROWS# is asserted during the same clock, then ZEROWS# is ignored and wait states are added as a function of IOCHRDY.

#### Notes:

- 1. X-bus signals are 5V tolerant.
- Since the 440MX does not support the Secondary IDE Channel, IRQ15 is no longer available. However, SERIRQ and PCI
  interrupts can be steered to generate Interrupt 15 to the Interrupt controller.

## 4.1.2 POWER AND GROUND PINS

**Table 16. Core Power Pins** 

Name Description			
VCC	3.3V for Core. This power is shut off during some low-power states.		
VSS	VSS Core.		

## Table 17. Host I/F Power Pins

Name	Description
GTLREF	GTL+ Buffer Voltage Reference input for the mobile Celeron processor or Pentium II processor I/F.



VTT[B:A]	GTL+ termination voltage used for early clamps.
----------	---

#### **Table 18. RTC Power Pins**

Name	Description			
V <sub>CC</sub> RTC	Power for RTC Well. 2.0V-3.3V. This power is not expected to be shut off unless the RTC battery is removed or drained, or unless an external RTC is used.			

#### **Table 19. USB Power Pins**

Name	Description				
V <sub>CC</sub> USB	Power for USB Logic. 3.3V. This power will not be shut off in low-power states except for Mechanical Off.				
V <sub>SS</sub> USB	Ground for USB.				

Note:  $V_{CC}SUS$  and  $V_{CC}USB$  should both be on simultaneously.

## **Table 20. Resume Power Pins**

Name	Description			
V <sub>CC</sub> SUS	3.3V for Resume Well. This power is not expected to be shut off unless the system is unplugged or the main battery is completely drained for a mobile system.			

Note:  $\rm V_{CC}SUS$  and  $\rm V_{CC}USB$  should both be on simultaneously.

## **Table 21. VREF Power Pins**

Name	Description			
REFV <sub>CC</sub>	Reference for 5V tolerance on inputs. This power is shut off in some low-power states.			

### 4.2 **GPIO Definition**

The 440MX includes 31 GPIOs, twelve of which are located in the Resume Well.

The GPIOs located in the resume well have their reset control changed from PCIRST# to RSMRST#, and as a result retain their programming from S3-S5. They retain their values throughout and after Suspend and are not reset to their default values. The Well column in Table 22 lists all GPIOs in the resume well that are affected by this change.

Table 22. GPIO Pins Programmed through Config. Dev.7, Fn. 0

GPIO Pins	Well	Input	Output/OD	Device Activity Monitor	Default Function, Value
GPIO(0)*	Resume	PME#			PME#, 1
GPIO(1)*	Resume	GPI(1)			GPIO(1)

23



<b>GPIO Pins</b>	Well	Input	Output/OD	Device Activity Monitor	Default Function, Value
GPIO(2)		REQA#			GPIO(2)
GPIO(3)			GNTA#		GPIO(3)
GPIO(4)*	Resume			Generic 0	Generic 0
GPIO(5)				PIDE1	PIDE1
GPIO(6)	Resume	IRQ8# (See GPIO pin default priority #6)			GPIO(6)
GPIO(7)		SERIRQ	SERIRQ		GPIO(7)
GPIO(8)	Core	THRM#			THRM#, 1
GPIO(9)*	Resume				
GPIO(10)*	Resume	LID			LID, 0
GPIO(11)*	Resume	BATLOW#			BATLOW#, 1
GPIO(12)*	Resume	RI#			RI#, 1
GPIO(13)				AUDIO	AUDIO
GPIO(14)			SPKR	FDD	SPKR, 0
GPIO(15)				SERIAL A	SERIALA
GPIO(16)			PCS1#	SERIAL B	PCS1#, 1
GPIO(17)*	Resume			LPT	LPT
GPIO(18)*	Resume			GENERIC 1	GENERIC 1
GPIO(19)			PCS0#	GFX	PCS0#, 1
GPIO(20)*	Resume			CARDBUS 0	CARDBUS 0
GPIO(21)		ZEROWS#		CARDBUS 1	ZEROWS#, 1
GPIO(22)		PIRQC#	PIRQC#		PIRQC#, 1
GPIO(23)		PIRQD#	PIRQD#		PIRQD#, 1
GPIO(24)*	Resume	EXSMI#	EXSMI#		EXSMI#, 1
GPIO(25)			MCCS#		MCCS#, 1
GPIO(26)			KBCCS#		KBCCS#, 1
GPIO(27)		DREQ3			DREQ3,0
GPIO(28)			DACK3#		DACK3#, 1
GPIO(29)		PREQ3#			



<b>GPIO Pins</b>	Well	Input	Output/OD	Device Activity Monitor	Default Function, Value
GPIO(30)			PGNT3#		

#### Notes:

- GPIO(x)\* is capable of waking from Sleep states.
- GPIO[0, 4, 9, 17, 18, 20] are capable of generating SCI and SMI like GPIO(1). These new GPIOs can generate resume events.
- The following GPIO registers: GPO\_REG, GPIO\_DIR and GPIO\_CNTRL (Device #7, Function 3, PM I/O Space) are in
  the Resume well and are reset by RSMRST# (unlike those which are not in the resume well and which are reset by
  PCIRST#), and as a result retain their programming from S3-S5. They retain their values throughout and after Suspend
  and are not reset to their default values.

#### The GPIO pin default priority is as follows:

- All GPIO pins controlled by GPIO\_CNTRL (Muxed GPIO Control Register, Device #7, Function 3, Power Management System I/O space) always default to functional pins. These pins can be used as GPIOs if the corresponding bit in the Muxed GPIO Control Register is 0. To use as a GPI or GPO the corresponding GPIO\_DIR bit must be set to the appropriate value.
- 2. The following four GPIO pins controlled by the GSCR Register (General Signal and Functional Configuration Register Device #7, Function 0) default to GPI/GPO:
  - REQA#
  - GNTA#
  - SERIRQ
  - IRQ8#
- 3. Priority between GPIO Control Registers (i.e., Muxed GPIO Control and GSCR Registers) and the GPIO Direction Register (GPIO\_DIR Register) is defined as follows: When a functional signal is selected via these GPIO Control Registers the values programmed in the GPIO\_DIR Register are ignored.
- 4. For the GPIO(14) pin with three functions (SPKR, FDD Device Monitor, GPIO), the priority is as follows: It will be used as SPKR if GPIO\_CNTRL Register (Muxed GPIO Control Register, Device #7, Function 3, PM I/O space) bit 1 is programmed as 1. If the Muxed GPIO Control Register is programmed as 0, then it is used as a an FDD Device monitor when the GPI\_EN\_DEV5 (Muxed GPIO Control Register, Device #7, Function 3) bit is set. If both the Muxed GPIO Control Register bit 1 and GPI\_EN\_DEV5 are set to 0, then the pin is used as a GPIO (GPIO\_DIR Register programs it for either input or output).
- 5. The signals listed in Table 23 do not resume the system when used as GPIOs. They resume the system when programmed as functional pins (i.e., PME#, LID, BATLOW#, EXSMI# or RI#).
- 6. GPIO(6)/IRQ8# is in the resume well but will not wake the system from the S3/S4/S5 states.

Table 23. System Resume with GPIO Signals Programmed as Functional Pins

GPIO	Functional Pin					
GPIO(0)	PME#					
GPIO(10)	LID					
GPIO(11)	BATLOW#					



GPIO(12)	RI#
GPIO(24)	EXSMI#

# 4.3 Power Rail Overview

Figure 2 illustrates the power rails of the entire 440MX platform.




Figure 2. Platform Power Rails



# 4.4 Power-Up State Initial Value

The signal states immediately after Reset (PCIRST#) and during POS/STR (Power-on Suspend and Suspend-to-RAM states) are defined using the following headings:

RE	State during Reset
SR	State immediately following Reset (PCIRST#)
SP	State during POS/STR
ISO	Signal is isolated during POS/STR

The signal states are defined using the following nomenclature:

z	Three-stated
L	Driven low
н	Driven High
DR	Driven to active logic state
U	Undefined

# 4.5 Power-On Reset Pin Values

Table 24 lists the input/output pin values before and after Reset, POS, STR, STD and Mechanical Off. The pu/pd column indicates whether an internal or an external pull-up or pull-down resistor is required. Internal pull-up/pull-down resistors are used to set default strapping values. The internal resistors are disabled after PCIRST# goes inactive.

Table 24. Power-On Reset Values by Signal Group

Signal Group	Signal	Power Plane	Buffer Type	External Pu/Pd	During Reset	After Reset	During POS	During STR	During STD	Mech. OFF
Host	A20GATE	Main	3.3/5V	No	Input	Input	Input	Hi-Z	Pwrdn	Pwrdn
Interface Signals(1)	A20M#	Main	OD	Pu	Note(7)	Hi-Z	Last or A20GATE	Hi-Z	Pwrdn	Pwrdn
	ADS# (4)	Main	GTL+		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	BNR# (4)	Main	GTL+		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	BPRI# <sup>(4)</sup>	Main	GTL+		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	BREQ0# (6)	Main	GTL+		Hi-Z/Low	Hi-Z/Low	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	CPURST# (2)	Main	GTL+	Pd	Low	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	DBSY# (4)	Main	GTL+		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn





Signal Group	Signal	Power Plane	Buffer Type	External Pu/Pd	During Reset	After Reset	During POS	During STR	During STD	Mech. OFF
	DEFER# (4)	Main	GTL+		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	DRDY# (4)	Main	GTL+		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	FERR#	Main	2.5/3V	No	Input	Input	Input	Input	Pwrdn	Pwrdn
	HA[31:3]# <sup>(3)</sup>	Main	GTL+		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	HD[63:0]# <sup>(4)</sup>	Main	GTL+		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	HITM# <sup>(4)</sup>	Main	GTL+		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	HLOCK# (4),(5)	Main	GTL+		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	HREQ[4:0]# (4)	Main	GTL+		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	HTRDY# (4)	Main	GTL+		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	IGNNE#	Main	OD	Pu	Note(7)	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	INIT#	Main	OD	Pu	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	INTR	Main	OD	Pu	Note(7)	Low	Low	Low	Pwrdn	Pwrdn
	NMI	Main	OD	Pu	Note(7)	Low	Low	Low	Pwrdn	Pwrdn
	RCIN#	Main	3.3/5V	No	Input	Input	Input	Hi-Z	Pwrdn	Pwrdn
	RS[2:0]# <sup>(4)</sup>	Main	GTL+		Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	SMI#	Main	OD	Pu	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	STPCLK#	Main	OD	Pu	Hi-Z	Hi-Z	Low	Hi-Z	Pwrdn	Pwrdn
IDE Interface	PDA[2:0]	Main	3.3/5V	No	Low	Un- defined	Low	Hi-Z	Pwrdn	Pwrdn
Signals	PDCS1#	Main	3.3/5V	No	High	High	High	Hi-Z	Pwrdn	Pwrdn
	PDCS3#	Main	3.3/5V	No	High	High	High	Hi-Z	Pwrdn	Pwrdn
	PDD[15: 0]	Main	3.3/5V	No	Hi-Z	Input	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	PDDAK#	Main	3.3/5V	No	High	High	High	Hi-Z	Pwrdn	Pwrdn
	PDDRQ	Main	3.3/5V	Pd	Input	Input	Input	Hi-Z	Pwrdn	Pwrdn
	PDIOR#/ PDWSTB/ PRDMARDY#	Main	3.3/5V	No	High	High	High	Hi-Z	Pwrdn	Pwrdn
	PDIOW#/ PDSTOP	Main	3.3/5V	No	High	High	High	Hi-Z	Pwrdn	Pwrdn
	PIORDY/ PDRSTB/ PWDMARDY#	Main	3.3/5V	Pu	Input	Input	Input	Hi-Z	Pwrdn	Pwrdn
Test	SPKR/	Main	3.3V	No	Low	Low	Last	Hi-Z	Pwrdn	Pwrdn



Signal Group	Signal	Power Plane	Buffer Type	External Pu/Pd	During Reset	After Reset	During POS	During STR	During STD	Mech. OFF
Signals	GPIO[14]									
	TEST#	Resume	3.3V	Pu	Input	Input	Input	Input	Input	Pwrdn
PCI Bus	AD[31:0]	Main	3.3/5V	No	Low	Driven	Low	Low	Pwrdn	Pwrdn
Interface	C/BE[3:0]#	Main	3.3/5V	No	Low	Driven	Low	Low	Pwrdn	Pwrdn
Signals	CLKRUN#	Main	3.3V	Pu	Low	Low	Low	Low	Pwrdn	Pwrdn
	DEVSEL#	Main	3.3/5V	Pu	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	FRAME#	Main	3.3/5V	Pu	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	GNTA# / GPIO(3)	Main	3.3/5V	No	High/ GPIO State	High/ GPIO State	High/ GPIO State	Hi-Z	Pwrdn	Pwrdn
	IRDY#	Main	3.3/5V	Pu	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	PAR	Main	3.3/5V	No	Low	Driven	Low	Low	Pwrdn	Pwrdn
	PCIRST#	Main	3.3/5V	No	Low	High	High	Low	Pwrdn	Pwrdn
	PGNT[3]# / GPIO(30)	Main	3.3/5V	Pu	Hi-Z	High	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	PGNT[2:0]#									
	PIRQ[A-B]#	Main	3.3/5V	Pu	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	PIRQ[C-D]# / GPIO(22,23)	Main	3.3/5V	Pu	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	PLOCK#		3.3/5V	Pu	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	PME# / GPIO(0)	Resume	3.3V		Hi-Z	Hi-Z	Driven	Driven	Driven	Pwrdn
	PREQ[3]# / GPIO(29)	Main	3.3/5V	Pu	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	PREQ[2:0]#									
	REQA# / GPIO(2)	Main	3.3/5V	No	Input	Input	Input	Hi-Z	Pwrdn	Pwrdn
	SERR#	Main	3.3/5V	Pu	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	STOP#	Main	3.3/5V	Pu	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	TRDY#	Main	3.3/5V	Pu	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
AC'97 (9)	AC_BIT_CLK	Main	3.3V	None	Running	Running	Low	Hi-Z	Pwrdn	Pwrdn
Signals	AC_RST#	Resume	3.3V	No	Low	Low	High	Low	Low	Pwrdn
	AC_SDATA_ IN[1:0]	Resume	3.3V	None	Input	Input	Driven	Low	Low	Pwrdn



Signal Group	Signal	Power Plane	Buffer Type	External Pu/Pd	During Reset	After Reset	During POS	During STR	During STD	Mech. OFF
	AC_SDATA_ OUT	Main	3.3V	None	Low	Low	Low	Hi-Z	Pwrdn	Pwrdn
	AC_SYNC	Main	3.3V	None	Low	Low	Low	Low	Pwrdn	Pwrdn
Interrupt Signal	SERIRQ/ GPIO[7]	Main	3.3/5V	Pu	GPIO State	GPIO State	Hi-Z/ GPIO State	Hi-Z	Pwrdn	Pwrdn
RTC Signals	RTCX[2:1]	RTC	3.3V	No	Special	Special	Special	Special	Special	Special
Clocks/ Reset/	CLK48	Main	3.3/5V	No	Input	Input	Input	ISO	Pwrdn	Pwrdn
PLL/ Misc.	osc	Main	3.3/5V	No	Input	Input	Input	ISO	Pwrdn	Pwrdn
Signals	PCICLK	Main	3.3/5V	No	Running	Running	Low	Low	Pwrdn	Pwrdn
USB Signals	USBPRT0[+:-]	USB/ Resume	3.3V	Pd	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn
	USBPRT1[+:-]	USB/ Resume	3.3V	Pd	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn
	OC[1:0]#	Resume	3.3V	Pu	Input	Input	Input	Input	Input	Pwrdn
SMBus	SMBCLK	Resume	3.3V	Pu	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn
Signals	SMBDATA	Resume	3.3V	Pu	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn
Power Mgmt Signals	BATLOW# / GPIO[11]	Resume	3.3V	No(10)	Input	Input	Input/ GPIO State	Input/ GPIO State	Input / GPIO State	Pwrdn
	CPUSTP#	Main	3.3/5V	No	High	High	Low	ISO	Pwrdn	Pwrdn
	EXSMI#/ GPIO[24]	Resume	3.3V	No(10)	Input	Input	Input/ GPIO State	Input/ GPIO State	Input/ GPIO State	Pwrdn
	LID / GPIO[10]	Resume	3.3V	No(10)	Input	Input	Input/ GPIO State	Input/ GPIO State	Input/ GPIO State	Pwrdn
	PCISTP#	Main	3.3/5V	No	High	High	Low	ISO	Pwrdn	Pwrdn
	PWRBTN#	Resume	3.3V	No	Input	Input	Input	Input	Input	Pwrdn
	PWROK	RTC	3.3V	No	Input	Input	Input	Input	Input	Input
	RI# / GPIO[12]	Resume	3.3V	No(10)	Input	Input	Input/ GPIO State	Input/ GPIO State	Input/ GPIO State	Pwrdn
	RSMRST#	RTC	3.3V	No	Input	Input	Input	Input	Input	Input
	SUS_STAT#	Resume	3.3V	No	Low	High	Low	Low	Low	Pwrdn
	SUSA#	Resume	3.3V	No	High	High	Low	Low	Low	Pwrdn

# intel

Signal Group	Signal	Power Plane	Buffer Type	External Pu/Pd	During Reset	After Reset	During POS	During STR	During STD	Mech. OFF
	SUSB#	Resume	3.3V	No	High	High	High	Low	Low	Pwrdn
	SUSC#	Resume	3.3V	No	High	High	High	High	Low	Pwrdn
	SUSCLK	Resume	3.3V	No	Running	Running	Running	Running	Low	Pwrdn
	THRM# / GPIO[8]	Main	3.3V	No(10)	Input	Input	Input/ GPIO State	Hi-Z	Pwrdn	Pwrdn
ISA /	BIOSCS#	Main	3.3/5V	No	High	High	High	Hi-Z	Pwrdn	Pwrdn
EIO / X-bus	DACK[3]# / GPIO(28)	Main	3.3/5V	No	High	High	High	Hi-Z	Pwrdn	Pwrdn
Signals	DACK[2:0]#									
	DREQ[3] / GPIO(27)	Main	3.3/5V	Pd	Input	Input	Input	Hi-Z	Pwrdn	Pwrdn
	DREQ[2:0]									
	IOCHRDY	Main	3.3/5V	Pu	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Pwrdn	Pwrdn
	IOR#	Main	3.3/5V	Pu	Hi-Z	Hi-Z	High	Hi-Z	Pwrdn	Pwrdn
	IOW#	Main	3.3/5V	Pu	Hi-Z	Hi-Z	High	Hi-Z	Pwrdn	Pwrdn
	IRQ[1] / IRQ[3:7] / IRQ[12]	Main	3.3/5V	Pu	Input	Input	Input	Hi-Z	Pwrdn	Pwrdn
	IRQ8#/ GPIO[6]	Resume	3.3V	Pu	Input	Input/ GPIO state	Input/ GPIO State	Input/ GPIO state	Input/ GPIO state	Pwrdn
	KBCCS# / GPIO(26)	Main	3.3/5V	No	High	High	High	Hi-Z	Pwrdn	Pwrdn
	MCCS# / GPIO(25)	Main	3.3V	No	High	High	High	Hi-Z	Pwrdn	Pwrdn
	MEMR#	Main	3.3/5V	Pu	Hi-Z	Hi-Z	High	Hi-Z	Pwrdn	Pwrdn
	MEMW#	Main	3.3/5V	Pu	Hi-Z	Hi-Z	High	Hi-Z	Pwrdn	Pwrdn
	PCS[1:0]# / GPIO(16,19)	Main	3.3/5V	No	High	High	Last	Hi-Z	Pwrdn	Pwrdn
	RSTDRV	Main	3.3/5V	Pu	High	Low	Low	Hi-Z	Pwrdn	Pwrdn
	SA[18:0]	Main	3.3/5V	No	Un- defined	Un- defined	Last	Hi-Z	Pwrdn	Pwrdn
	SD[7:0]	Main	3.3/5V	Pu	Hi-Z	Un- defined	Last	Hi-Z	Pwrdn	Pwrdn
	SYSCLK	Main	3.3/5V	No	Running	Running	Low	Hi-Z	Pwrdn	Pwrdn
	TC	Main	3.3/5V	No	High	Low	Low	Hi-Z	Pwrdn	Pwrdn



Signal Group	Signal	Power Plane	Buffer Type	External Pu/Pd	During Reset	After Reset	During POS	During STR	During STD	Mech. OFF
	ZEROWS# / GPIO(21)	Main	3.3/5V	Pu	Input	Input	Input	Hi-Z	Pwrdn	Pwrdn
General Purpose	GPIO[1,4,9,17, 18,20]	Resume	3.3V	No(10)	Input/ Output	Input/ Output	GPIO State	GPIO State	GPIO State	Pwrdn
Input / Output Signals	GPIO[2,3,5,7, 13,14,15,16, 19,21,22,23, 25,26,27,28, 29,30]	Main	3.3/5V	No <sup>(10)</sup>	Input/ Output	Input/ Output	GPIO State	Hi-Z	Pwrdn	Pwrdn

#### Notes:

- All host interface signals have their clamps disabled in Suspend, include GTL+ termination, and are isolated during POS/STR.
- CPURST# is always active when PCIRST# is asserted. For cold Reset and Resume from STR, CPURST# is de-asserted 1
  ms after PCIRST# de-assertion. For Resume from POS (of which CPURST# option is enabled), CPURST# is de-asserted
  1 ms after SUS\_STAT# de-assertion.
- 3. When PCIRST# is asserted, the enable signal to the buffer is de-asserted. Therefore, the output is floated in the next clock. HA[7]# and HA[15]# buffers are enabled when CPURST# is active and the strap values from the MA lines are driven out. These two signals are driven until 4 clocks after CPURST# de-assertion.
- 4. The enables to these buffers are de-asserted combinatorially from PCIRST#. Therefore, the buffer is floated in the next clock
- 5. This signal is not driven since it is an input only (functionally).
- BREQ0# is driven 'L' two clocks before CPURST# de-assertion and remains 'L' for two clocks after CPURST# deassertion. It is otherwise never driven by the 440MX. During Suspend, BREQ0#, as the rest of host bus signals, is not driven and the input buffer is isolated.
- 7. During Reset, A20M#, IGNNE#, NMI and INTR values are set by the 440MX (for bus fraction ratio).
- 8. Upon RSMRST#, Resume Well GPIOs revert back to their functional state. Upon PCIRST#, Resume Well GPIOs maintain their previous pin state.
- 9. All AC Link signals have internal pullups/pulldowns.
- 10. Any unused input should be pulled inactive.



Table 25. DRAM Interface Signals

Name	Reset/ Cold Reset		Entering POS/STR		Mech. Off	Internal pu/pd	Clamp Disabled in Suspend	Comments	Notes
CKE[3:0]	Н	Н	CKE	L	Pwrdn	_	No clamps	CKE used for Self Ref cmd when enter SP. CKE remains 'L' during SP.	
CS[3:0]#	Un- defined	Н	Self Ref	Н	Pwrdn	_	No clamps	CKE used for Self Ref cmd when enter SP.	
DQM[7:0]	Н	Н	Н	Н	Pwrdn	_	No clamps		
MA[10]	Z	DR	DR	DR	Pwrdn	50k pu	No clamps	Used for straps, Z during Reset and Suspend.	
MA[11]#	Z	DR	DR	DR	Pwrdn	50k pu	No clamps	Used for straps, Z during Reset and Suspend.	
MA[13], MA[12]#, MA[9:0]#	Z	DR	DR	DR	Pwrdn	50k pd	No clamps	Used for straps, Z during Reset and Suspend.	
MD[63:0]	Un- defined	DR	DR	DR	Pwrdn	_	Yes		
SCAS#	Н	Н	L	Ĺ	Pwrdn	_	No clamps	SCAS# is used for Self Ref cmd when enter SP.	



Name	Reset/ Cold Reset		Entering POS/STR	State During POS/STR (also optional Reset)	Mech. Off		Clamp Disabled in Suspend		Notes
SRAS#	Н	Н	L	L	Pwrdn		No clamps	SRAS# is used for Self Ref cmd when enter SP.	
WE#	Н	Н	Н	Н	Pwrdn	_	No clamps		

# Table 26. Miscellaneous Signals

Name	During Cold Reset	Before Reset	After Reset	State During POS/STR	Isolate to 'H' in Suspend	Pu/pd	Notes
DCLK (input)	Pulldown enabled	-	_	_	_		During Suspend:  Driven by ext clk buffer in Normal config, this buffer is not powered down in SP, thus resistor is disabled.  To avoid floating, a pulldown is used.  Also connected during cold Reset.
DCLKO (output)	DR	DR	DR	L or H	_	_	Ext clk buffer remains powered during STR and Normal config. There is no clk buffer in MMO config.
HCLKIN (input)	Pulldown enabled	_	_	_		Int pd 100K	Weak pulldown keeps clk low in STR (when synth. May be powered down) while leaks very little current in POS. Resistor is disabled in Normal operation. Also connected during cold Reset.



Name	During Cold Reset	Before Reset	After Reset	State During POS/STR	Isolate to 'H' in Suspend	Pu/pd	Notes
PCICLK (input)	Pulldown enabled	_	1	_	1	Int pd 100K	Weak pulldown keeps clk low in STR (when synth. May be powered down) while leaks very little current in POS. Resistor is disabled in Normal operation. Also connected during cold Reset.
PCIRST#	Pulldown enabled	Pulldown enabled		_	_	Int pd 100K	Internal pulldown is connected during Suspend and cold Reset.

#### Notes:

1. All miscellaneous signals are CMOS buffers.

#### 5V Tolerance:

Although the 440MX never drives an output above 3.3V, many of the I/O buffers and input buffers can tolerate external signals driven up to 5V. The following signals must be 5V tolerant:

- All PCI inputs and I/Os
- Al IDE inputs and I/Os
- SERIRQ
- IRQ14

Signals located in the Resume well are 3.3V tolerant only.

# 4.6 Power-Up/Reset Strap Options

Table 27 lists all power-up options that are loaded into the 440MX during system Reset. The 440MX is required to float all signals connected to straps during system Reset (PCIRST# active) and keep them floated for a minimum of four host clocks after the end of a Reset sequence. The first column lists the signal that is sampled to obtain the strapping option. The second column shows the register into which the strapping option is loaded. The third column describes the functionality that the strapping selects. Note that all signals used to select power-up strap options are connected to either internal pull-down or pull-up resistors of approximately 50 Kohms. That selects a default mode on the signal during Reset. To enable different modes, external pullups or pulldowns of approximately 10K ohms can be connected to particular signals. These pull-up or pull-down resistors should be connected to the 3.3V power supply. The GTL+ signals are connected to the V<sub>TT</sub> through the normal pullups. Processor bus straps controlled by the 440MX (e.g., A7# and A15#), are driven active at least six clocks prior to the active-to-inactive edge of CPURST# and driven inactive four clocks after the active-to-inactive edge of the CPURST#.



Table 27. Power-Up Options During Reset

Signal	Register Name/Bit	Description			
HA[15]#	None	Quick Start Select. The value on HA[15]# sampled at the rising edge of CPURST# reflects whether the Quick Start Stop Clock mode is enabled in the processor.			
HA[7]#	None	n-order Queue Depth Status. The value on HA[7]# sampled at the rising edge of CPURST# reflects whether the IOQD is set to 1 or the maximum allowable by the processor bus. If the maximum processor bus In-order Queue depth is selected, the 440MX will throttle it to 4 by asserting BNR# appropriately as per the processor bus protocol.			
MA12#	NBXCFG[13]	Reserved. Strap to a '1' internally.			
MA11#	NBXCFG[2]	In-Order Queue Depth Enable. If MA11# is strapped to '0' during the rising edge of PCIRST#, then the 440MX will drive HA[7]# low during the CPURST# de-assertion. This forces the processor bus to be configured for non-pipelined operation. If MA11# is strapped to '1' (default), then the 440MX does not drive HA[7]# low during Reset, and if HA[7]# is sampled in default non-driven state (i.e., pulled up as far as GTL+ termination is concerned) then the maximum allowable queue depth by the processor bus protocol is selected (i.e., 8).			
		Note that in this case external logic supplied by the OEM can be used to drive HA[7]# and select the proper mode. If the maximum theoretical queue depth (i.e., 8) is selected by keeping HA[7]# de-asserted during Reset, the 440MX uses the BNR# mechanism to throttle the processor bus to a maximum of four pipelined transactions.			
		MA[11]# <u>IOQD</u> 0 1 1 max.			
MA10	PMCR[3]	Quick Start Select. The value on this pin at Reset determines which stop clock mode is used. If MA10 = 1 during the rising edge of PCIRST#, then the 440MX drives HA[15]# low during CPURST# de-assertion. This configures the processor for Quick Start mode.			
		Note: The default mode should be the active state of the signal used for strapping. This sets the processor for Quick Start mode and the 440MX drives HA[15]# low during CPURST# de-assertion. This signal is internally tied to a 50 Kohm pullup.			
MA8#	None	HOST_HFV (High Frequency VCO). An internal pulldown (a minimum of 50 Kohms) is used to select HOST_HFV to a '0' as a default, indicating the Host PLL is set to the slower VCO speed.			
		An external pullup may be used if a later decision is made to select the fast Host PLL speed.			



# 4.7 CPU Reset

The 440MX integrates the external logic previously required by the 443BX for determining the processor bus fraction and frequency multiplier. During a Power-on Reset, the pull-up/pull-down status on the four pins MA[13], [9, 7, 1]# are used to internally drive A20M#, IGNNE#, NMI and INTR for speed strapping to the processor. After Power-on Reset, the A20M#, IGNNE#, NMI and INTR are restored to normal functionality.

The pin assignment to the MA is shown as follows:

MA[13] - NMI

• MA[9]# - INTR

• MA[7]# - IGNNE#

MA[1]# - A20M#

Table 28 shows the mobile Celeron processor / Pentium II processor frequency ratios for these pin assignments.

Table 28. Mobile Celeron™ Processor / Pentium® II Processor Frequency Ratios

Core/Bus Ratio	NMI	INTR	IGNNE#	A20M#
2/11 (366 MHz)	L	Н	Н	Н
1/5 (333 MHz)	L	L	Н	Н
2/9 (300 MHz)	L	Н	L	Н
1/4 (266 MHz)	L	L	L	Н
2/7 (233 MHz)	L	Н	Н	L
Safe Ratio (Default)	L	L	L	L

#### Note:

MA[13], [9, 7, 1]# signals have internal pulldowns to select the default, safe front-side-bus ratio which is processor dependant. The 440MX enables these internal pulldowns on the MA[13], [9, 7, 1]# pins only during Reset.

#### NOTE:

The 440MX does not drive strapping signals during a Reset sequence. Proper strapping must be used to define logical values for these signals. An external resistor can override the default value provided by the internal pull-up or pull-down resistor.



# 5. POWER PLANES

# 5.1 Overview

Table 29 provides an overview of the four main power planes for the 440MX.

Table 29. Power Planes

Plane	Voltage
I/O, Core	This plane is powered by the main battery. Assumed to be 3.3V. When the system is in the S4, S5 or G3 state, this plane is assumed to be shut. In S3, this plane is still powered.
Resume	This plane is powered by either the main battery or the AC power.
RTC	This plane is powered by the RTC battery. When other power is available (from the main battery), external diode coupling provides power to reduce RTC battery drainage. This plane is assumed to operate from 3.3V down to 2.0V.

# 5.2 RTC Power Plane

Table 30 lists the RTC power plane signals. These signals must be powered to maintain the system in the Soft Off state.

Table 30. RTC Well Signals

Signal	Usage
PWROK	Input indicates that the STR power plane is OK. Used to isolate the RTC and RESUME wells from the MAIN well.
RSMRST#	Input indicates that the Resume well should reset and that the RTC well should isolate from the Resume Well.
RTCX1, X2	Connections to the 32.768 KHz Crystal.

# 5.3 Resume Power Plane

Table 31 lists the signals that reside in the Resume well. These signals must be powered to maintain the system in all states, except the Mechanical Off state.



Table 31. Resume Well Signals

Signal	Usage
AC_RST#	
AC_SDATA_IN (1:0)	
BATLOW#	If BATLOW# is enabled on GPIO(12)
EXSMI#	If EXSMI# is enabled (via Muxed GPIO Register of Configuration Device 7, Function 0)
GPIO[0,1,4,6,9,10, 11,12,17,18,20, 24]	
IRQ8#	GPIO(6)
LID	If LID is enabled on GPIO(10)
OC[1:0]#	
PME#	If PME# is enabled on GPIO(0)
PWRBTN#	
RI#	If RI# is enabled on GPIO(12)
SMBCLK	
SMBDATA	
SUS_STAT#	
SUSA#	
SUSB#	
SUSC#	
SUSCLK	
TEST#	
USBPRT[1:0]+, USBPRT[1:0]-	



# 6. SYSTEM ADDRESS MAP

# 6.1 Addressable Memory Support

A mobile Celeron processor system based on the 440MX supports 4 GB of addressable memory space and 64K+3 bytes of addressable I/O space. (The mobile Celeron processor bus I/O addressability is 64K+3 bytes.) The programmable memory address space under the 1 MB region which is divided into regions can be individually controlled with programmable attributes such as Disable, Read/Write, Write Only, or Read Only. Attribute programming is described in the Programmable Attribute Map Registers in PCI configuration space. This section focuses on how the memory space is partitioned and how these separate memory regions are used. The I/O address space is explained at the end of this section.

Although the Pentium II processor family supports addressing of memory ranges larger than 4 GB, it is assumed that software running on a the 440MX system will never address physical memory above 4 GB (see Figure 3).

# 6.2 Memory Map

#### NOTE:

The internal PCI bus between the North Bridge/Cluster and the South Bridge/Cluster is PCI bus number 0. All cycles from the North Bridge/Cluster or external PCI bus that appear on the internal PCI bus are either positively or subtractively decoded by the South Bridge/Cluster, depending on the mode selected. All cycles from the South Bridge/Cluster or external PCI bus that appear on the internal PCI bus are positively decoded by the North Bridge/Cluster and claimed only if there is an address match. Cycles between the North and South Bridge/Cluster are also broadcast to the external PCI bus. Thus the external PCI bus which interfaces to other PCI devices is logically the same bus as the internal PCI bus, i.e., PCI bus #0.

Table 32 summarizes the memory address space supported. The WE and RE attributes refer to Write Enable and Read Enable.






Figure 3. Memory Address Map

**Table 32. Memory Segment Attributes** 

Memory Range (Addresses in Hex)	Attributes	Target	Dependency/Comments
00000000 - 0007FFFF	None	Always mapped to main memory	0 to 512K — DOS Region
00080000 - 0009FFFF	None	Configurable as external PCI memory or main memory	512K to 640K — DOS Region
000A0000 - 000BFFFF	None	Mapped to external PCI memory in Normal mode; mapped to main memory in SMM mode	Video Buffer in Normal mode; SMM space in SMM mode.
000C0000 - 000DFFFF	WE/RE	External PCI memory	For PCI add-in card add-on BIOS.



Memory Range (Addresses in Hex)	Attributes	Target	Dependency/Comments
000E0000 - 000EFFFF	WE/RE	ROM BIOS	WE/RE attributes in PAM Registers control whether this range is directed to Main Memory (only), or gets forwarded to ROM BIOS.
000F0000 - 000FFFFF	WE/RE	ROM BIOS	WE/RE attributes in PAM Registers control whether this range is directed to Main Memory (only), or gets forwarded to ROM BIOS.
00100000 - TOM (Top of Memory)	None	Main memory	TOM is set by TOM Registers, and is a maximum of 256 MB.
(TOM + 1) - FEBFFFFF	None	External PCI memory	
FEC00000 - FECFFFF	None	Reserved	In other systems, this range may be used for I/O APICs.
FED00000 - FFBFFFFF	WE/RE	External PCI memory	
FFC00000 - FFFEFFFF	WE/RE	ROM BIOS or PCI memory	Destination based on enable bits in ROM BIOS Decode Enable Register at offset E3h, device 7, function 0.
FFFF0000 - FFFFFFF	WE/RE	ROM BIOS	Enable for this range in ROM BIOS Decode Enable Register at offset E3h, device 7, function 0 is hardwired to 1. This range is always targeted to ROM BIOS.

# 6.2.1 COMPATIBILITY AREA

Table 33 shows how the compatibility memory area from 0-1 MB (0000 0000h - 0010 0000h) is divided into address regions.

**Table 33. Compatibility Memory Area** 

Address Range	Memory Area
0 - 512 KB	DOS Area
512 - 640 KB	DOS Area / Optional Fixed Memory Hole
640 - 768 KB	Video Buffer Area
768 - 896 KB in 16KB sections (total of 8 sections)	Expansion Area
896 - 960 KB in 16KB sections (total of 4 sections)	Extended System BIOS Area



960 KB - 1 MB Memory (BIOS Area)	System BIOS Area
300 KB T WE Wellery (Bloc / Kea)	Cystem Bloc 7 tea

There are sixteen memory segments in the compatibility area. Thirteen of the memory ranges can be enabled or disabled independently for both read and write cycles. One segment (512K-640K) can be mapped to either main DRAM or PCI. This section describes the various memory regions.

#### 6.2.1.1 DOS Area (00000h-9FFFh; 0 - 640 KB)

The DOS area is 640 KB in size and it is further divided into two parts. The 512-KB area at 0 to 7FFFFh is always mapped to the main memory, while the 128-KB address range from 080000 to 09FFFFh can be mapped to external PCI or to main DRAM. By default this range is mapped to main memory and can be declared as a main memory hole (accesses forwarded to external PCI) via the FDHC Configuration Register.

#### 6.2.1.2 Video Buffer Area (A0000h-BFFFFh; 640 - 768 KB)

The 128-Kbyte graphics adapter memory region is mapped to a legacy video device on external PCI (typically a VGA controller). The attribute bits do not control this area. Processor-initiated cycles in this region are always forwarded to external PCI for termination. This region is also the default region for SMM space.

The SMRAM Control Register controls how SMM accesses to this space are handled.

#### 6.2.1.3 Expansion Area (C0000h-DFFFFh; 768 - 896 KB)

This 128-Kbyte expansion region is divided into eight 16-Kbyte segments. Each segment can be assigned one of four Read/Write states in main memory: read-only, write-only, read/write, or disabled. Typically, these blocks reside on the external PCI memory and are therefore given attribute "disabled" in main memory. Memory that is disabled is not remapped.

# 6.2.1.4 Extended System BIOS Area (E0000h-EFFFFh; 896 - 960 KB)

This 64-Kbyte area is divided into four 16-Kbyte segments. Each segment can be assigned independent read and write attributes so that reads and writes can be independently mapped to main DRAM or to the ROM BIOS. Typically, this area is used for RAM or ROM. Memory segments that are disabled are not remapped elsewhere.

#### 6.2.1.5 System BIOS Area (F0000h-FFFFFh; 960 KB - 1 MB)

This area is a single 64-Kbyte segment. This segment can be assigned read and write attributes. It is by default (after Reset) Read/Write disabled in main memory so that cycles are forwarded to the X-bus (ROM BIOS). By manipulating the Read/Write attributes, the X-bus-based BIOS can "shadowed" into main DRAM. When disabled, this segment is not remapped.

#### 6.2.2 EXTENDED MEMORY AREA

This memory area covers the 0010 0000h (1 MB) to FFFF FFFFh (4 GB-1) address range and is divided into the following regions:

 Main DRAM memory from 1 MB to the Top of main Memory; maximum TOM is 128/256 MB, using 16Mb/64Mb/128Mb DRAM technology.



- PCI memory space from the Top of main Memory to 4 GB, which includes the following two specific ranges:
  - High BIOS area from 4 GB
  - 2 MB to 4 GB

#### 6.2.2.1 Main DRAM Address Range (0010\_0000h to Top of Main Memory)

The address range from 1 MB to the top of main memory is mapped to the main DRAM address range. All accesses to addresses within this range will be forwarded to the main DRAM memory unless a hole in this range is created using the fixed hole as controlled by the FDHC Register. Accesses within this hole are forwarded to the external PCI bus.

The range of physical DRAM memory disabled by opening the hole is not remapped to the Top of Memory.

# 6.2.2.2 Extended SMRAM Address Range (Top of Main Memory - TSEG\_SZ to Top of Main Memory)

An extended SMRAM space of up to 1 MB can be defined in the address range just below the top of memory. The size of the SMRAM space is determined by the TSEG\_SZ value in the ESMRAMC Register. When the extended SMRAM space is enabled, non-SMM processor accesses and all PCI-initiated accesses in this range are terminated on the external PCI bus. When SMM is enabled the amount of memory available to the system is equal to the amount of physical DRAM minus the value indicated by the TSEG\_SZ bits.

# 6.2.2.3 PCI Memory Address Range (Top of Main Memory to 4 GB)

The address range from the top of main DRAM to 4 GB (top of physical memory space) is normally mapped to the external PCI bus, with some exceptions mapped to the X-bus.

The two sub-ranges within the PCI Memory address range are defined as the High BIOS Address Range.

# 6.2.2.4 High BIOS Area (FFC0\_0000h - FFFF\_FFFFh)

The top 4 MB of the Extended Memory Region is reserved for System BIOS (High BIOS), extended BIOS for PCI devices, and the A20 alias of the system BIOS. The processor begins execution from the High BIOS after Reset. Except for the top 512 KB, which is always mapped to the X-bus, this region can be mapped to either the X-bus or the external PCI bus. The upper subset of this region aliases to the 256 KB area just below 16 MB. The actual address space required for the BIOS is less than 4 MB, but the minimum processor MTRR range for this region is 2 MB, so the full 2 MB must be considered.

# 6.3 System Management Mode (SMM) Memory Range

Main memory can be used as System Management RAM (SMRAM) by enabling the System Management Mode. Two SMRAM options are supported: Compatible SMRAM (C\_SMRAM) and Extended SMRAM (E\_SMRAM). System Management RAM (SMRAM) space provides a memory area that is available for the SMI handlers and code and data storage. This memory resource is normally hidden from the system OS so that the processor has immediate access to this memory space upon entry to SMM. Only the processor can access SMM space.

Three options for SMRAM locations are provided:

• Below 1-MB option that supports compatible SMI handlers.



- Above 1-MB option that allows new SMI handlers to execute with write-back cacheable SMRAM.
- Optional larger write-back cacheable T\_SEG area, from 128 KB to 1 MB in size, above 1 Mbyte. This
  area is located just below the top of main memory.

Both of the above 1-Mbyte solutions require changes to compatible SMRAM handler code to properly execute above 1 Mbyte.

# 6.4 Memory Shadowing

Any block of memory that can be designated as read-only or write-only can be "shadowed" into main memory. Typically this is done to allow ROM code to execute more rapidly out of main DRAM. To achieve this, ROM is designated read-only during the copy process while at the same time DRAM is designated write-only. After copying, the DRAM is designated read-only so that ROM is shadowed. Processor bus transactions are routed accordingly.

# 6.5 Decode Rules and Cross-Bridge Address Mapping

The address map described above, with the exception of SMRAM, applies globally to accesses arriving on either the host bus or the external PCI bus. Accesses initiated from any of the other peripheral buses, other than the host bus and the external PCI bus (e.g., USB, IDE), are only allowed to access main memory, and must not attempt to access any other memory space on or behind the 440MX.

#### 6.5.1 PCI INTERFACE MEMORY DECODE RULES

All memory read and write accesses are accepted from the external PCI bus that are targeted to main DRAM. PCI accesses that fall elsewhere within the PCI memory range will not be claimed. This implies that external PCI devices cannot access BIOS memory on the X-bus.

# 6.5.2 LEGACY VGA RANGE

The legacy VGA memory range A0000h-BFFFFh is always mapped to the external PCI bus in Normal mode. (In SMM, it is mapped to main memory.)

#### 6.6 I/O Address Space

For all processor-initiated I/O accesses, cycles are internally terminated, or bus cycles are generated on the internal PCI bus. The cycles generated on the internal PCI bus can be one of two types:

- PCI configuration cycles
- PCI I/O cycles

For the purpose of converting I/O cycles to PCI configuration cycles, two internal registers are used. These registers are located in the processor I/O space, the Configuration Address Register (CONFIG\_ADDRESS) and the Configuration Data Register (CONFIG\_DATA). These registers are used to implement the PCI configuration space access mechanism as described in the PCI configuration section. If the PCI Configuration Register accessed via the I/O space is internal to the 440MX North Bridge/Cluster, the cycle will not be generated on the internal PCI bus.) If the PCI Configuration Register accessed is not internal to the 440MX North Bridge/Cluster, the cycle will be generated on the internal PCI bus and also broadcast to the external PCI bus.



Cycles other than those intended to be converted to PCI configuration cycles are sent to the internal PCI bus, broadcast as I/O cycles to the external PCI bus, and positively or subtractively decoded by the 440MX South Bridge/Cluster for I/O regions residing in or behind the 440MX South Bridge/Cluster.

The processor allows 64K+3 bytes of I/O addressable space to be addressed. Processor I/O addresses are propagated without any translation onto the destination bus except for I/O to I/O-to-configuration space conversions. This provides addressability for 64K+3 byte locations. Note that the upper 3 three locations can be accessed only during I/O address wrap-around when the processor bus A16# address signal is asserted. A16# is asserted on the processor bus whenever an I/O access is made to the 4four- byte range starting from address 0FFFDh, 0FFFEh, or 0FFFFh. A16# is also asserted when an I/O access is made to the 2two- byte range starting from address 0FFFFh.

I/O write cycles are not posted.

The I/O map is divided into fixed and variable ranges. Fixed ranges cannot be moved, but in some cases can be disabled. Variable ranges can be moved and can also be disabled.

# 6.6.1 FIXED I/O ADDRESS RANGES

Table 34 shows the Fixed I/O decode ranges positively decoded by the 440MX South Bridge/Cluster. If a PCI master targets fixed I/O ranges, they are positively decoded at Medium speed.

Address ranges that are not listed or are marked Reserved are NOT positively decoded (unless assigned to one of the variable ranges) but may be subtractively decoded if subtractive decode mode is enabled.

Table 34. Fixed I/O Ranges Decoded by the 440MX

I/O Address	Alias	Register Name/Function	Bus Master Access	Forwarded to ISA/EIO?	Default Value	Reg. Type
000h	010h	DMA Base/Current Address (Ch0)	CPU / PCI	Never	XXXXh	R/W
001h	011h	DMA Base/Current Byte/Word (Ch0)	CPU / PCI	Never	XXXXh	R/W
002h	012h	DMA Base/Current Address (Ch1)	CPU / PCI	Never	XXXXh	R/W
003h	013h	DMA Base/Current Byte/Word (Ch1)	CPU / PCI	Never	XXXXh	R/W
004h	014h	DMA Base/Current Address (Ch2)	CPU / PCI	Never	XXXXh	R/W
005h	015h	DMA Base/Current Byte/Word (Ch2)	CPU / PCI	Never	XXXXh	R/W
006h	016h	DMA Base/Current Address (Ch3)	CPU / PCI	Never	XXXXh	R/W
007h	017h	DMA Base/Current Byte/Word (Ch3)	CPU / PCI	Never	XXXXh	R/W
008h	018h	DMA Command Register (Ch 0-3)	CPU / PCI	Never	00h	wo
008h	018h	DMA Status Register (Ch 0-3)	CPU / PCI	Never	00h	RO
009h	019h	DMA Request Register (Ch 0-3)	CPU / PCI	Never	000000XX	wo
00Ah	01Ah	Mask Register - Write Single Mask (Ch 0-3)	CPU / PCI	Never	000001XX	wo
00Bh	01Bh	DMA Channel Mode Register (Ch 0-3)	CPU / PCI	Never	000000XX	wo



I/O Address	Alias	Register Name/Function	Bus Master Access	Forwarded to ISA/EIO?	Default Value	Reg. Type
00Ch	01Ch	DMA Clear Byte Pointer (Ch 0-3)	CPU / PCI	Never	XXh	WO
00Dh	01Dh	DMA Master Clear Register. (Ch 0-3)	CPU / PCI	Never	XXh	WO
00Eh	01Eh	DMA Clear Mask Register (Ch 0-3)	CPU / PCI	Never	XXh	WO
00Fh	01Fh	Write All Mask (Ch 0-3)	CPU / PCI	Never	01h	R/W
020h	024, 028, 02C, 030, 034, 038, 03C	INT1 Control Register	CPU / PCI	Never		R/W
021h	025, 029, 02D, 031, 035, 039, 03D	INT1 Mask Registers	CPU / PCI	Never		R/W
040h	050h	Timer/Counter 1 - Counter 0 Count	CPU / PCI	Never		R/W
041h	051h	Timer/Counter 1 - Counter 1 Count	CPU / PCI	Never		R/W
042h	052h	Timer/Counter 1 - Counter 2 Count	CPU / PCI	Never		R/W
043h	053h	Timer/Counter 1 - Cmnd Mode	CPU / PCI	Never		W/O
060h	062h	KBC Input Buffer	CPU / PCI	If enabled		WO
060h	062h	KBC Output Buffer	CPU / PCI	If enabled		RO
060h	062h	Reset X-Bus IRQ12 and IRQ1	CPU / PCI	Never	N/A	RO
061h	063, 065, 067h	NMI Status and Control Register	CPU / PCI	Never	00h	R/W
62h, 66h	_	Microcontroller Chip Select	CPU / PCI	If enabled		R/W
064h	_	KBC Status Register	CPU / PCI	If enabled		WO
064h	_	KBC Command Register	CPU / PCI	If enabled		RO
070h	072, 074, 076h NMI Mask (bit 7)		CPU / PCI	If RTC disabled and not on PCI		WO
070h	072, 074, 076h			If RTC disabled and not on PCI		R/W
071h	073, 075, 077h	RTC Data Register (Not aliased to 73h if extended RAM enabled)	CPU / PCI	If RTC disabled and not on PCI		R/W
072h	_	RTC Extended Index Register	CPU / PCI	If enabled		R/W



I/O Address	Alias	Register Name/Function	Bus Master Access	Forwarded to ISA/EIO?	Default Value	Reg. Type
073h	_	RTC Extended Data Register	CPU / PCI	If enabled		R/W
080h	090h	DMA1 Page Register (RESERVED)	CPU / PCI	Writes forwarded		R/W
				Alias writes forwarded if enabled		
081h	091h	DMA1 Memory Low Page (Ch2)	CPU / PCI	Never	XXh	R/W
082h	_	DMA1 Memory Low Page (Ch3)	CPU / PCI	Never	XXh	R/W
083h	093h	DMA1 Memory Low Page (Ch1)	CPU / PCI	Never	XXh	R/W
084h	094h	DMA1 Page Register (RESERVED)	CPU / PCI	Writes forwarded		R/W
				Alias writes forwarded if enabled		
085h	095h	DMA1 Page Register (RESERVED)	CPU / PCI	Writes forwarded		R/W
				Alias writes forwarded if enabled		
086h	096h	DMA1 Page Register (RESERVED)	CPU / PCI	Writes forwarded		R/W
				Alias writes forwarded if enabled		
087h	097h	DMA1 Memory Low Page Register (Ch0)	CPU / PCI	Never	XXh	R/W
088h	098h	DMA1 Page Register (RESERVED)	CPU / PCI	Writes forwarded		R/W
				Alias writes forwarded if enabled		
089h	099h	DMA1 Memory Low Page (Ch6)	CPU / PCI	Never	XXh	R/W
08Ah	09Ah	DMA1 Memory Low Page (Ch7)	CPU / PCI	Never	XXh	R/W
08Bh	09Bh	DMA1 Memory Low Page (Ch5)	CPU / PCI	Never	XXh	R/W
08Ch	09Ch	DMA1 Page Register (RESERVED)	CPU / PCI	Writes forwarded		R/W
				Alias writes		



I/O Address	Alias	Register Name/Function	Bus Master Access	Forwarded to ISA/EIO?	Default Value	Reg. Type
				forwarded if enabled		
08Dh	09Dh	DMA1 Page Register (RESERVED)	CPU / PCI	Writes forwarded		R/W
08Eh	09Eh	DMA1 Page Register (RESERVED)	CPU / PCI	Writes forwarded		R/W
				Alias writes forwarded if enabled		
08Fh	09Fh	DMA1 Low Page Register Refresh	CPU / PCI	Never		R/W
<u>92h</u>		Fast A20 and Init Register	CPU / PCI	<u>Never</u>	<u>00h</u>	R/W
0A0h	0A4, 0A8, 0AC, 0B0, 0B4, 0B8, 0BCh	INT2 Control Register	CPU / PCI	Never		R/W
0A1h	0A5, 0A9, 0AD, 0B1, 0B5, 0B9, 0BDh	INT2 4 Mask Registers	CPU / PCI	Never		R/W
0B2h	_	Advanced Power Management Control Port	CPU / PCI	Never	00h	R/W
0B3h		Advanced Power Management Status Port	CPU / PCI	Never	00h	R/W
0C0h	0C1h	DMA2 Base/Current Address (Ch4)	CPU / PCI	Never	XXXXh	R/W
0C2h	0C3h	DMA2 Base/Current Byte/Word Ch4	CPU / PCI	Never	XXXXh	R/W
0C4h	0C5h	DMA2 Base/Current Address (Ch5)	CPU / PCI	Never	XXXXh	R/W
0C6h	0C7h	DMA2 Base/Current Byte/Word Ch5	CPU / PCI	Never	XXXXh	R/W
0C8h	0C9h	DMA2 Base/Current Address (Ch6)	CPU / PCI	Never	XXXXh	R/W
0CAh	0CBh	DMA2 Base/Current Byte/Word Ch6	CPU / PCI	Never	XXXXh	R/W
0CCh	0CDh	DMA2 Base/Current Address Ch7	CPU / PCI	Never	XXXXh	R/W
0CEh	0CFh	DMA2 Base/Current Byte/Word Ch7	CPU / PCI	Never	XXXXh	R/W
0D0h	0D1h	DMA2 Command Register (Ch 4-7)	CPU / PCI	Never	00h	WO
0D0h	0D1h	DMA2 Status Register (Ch 4-7)	CPU / PCI	Never	00h	RO
0D2h	0D3h	DMA2 Request Register (Ch 4-7)	CPU / PCI	Never	000000XX	wo



I/O Address	Alias	Register Name/Function	Bus Master Access	Forwarded to ISA/EIO?	Default Value	Reg. Type
0D4h	0D5h	DMA2 Write Single Mask (Ch 4-7)	CPU / PCI	Never	000001XX	wo
0D6h	0D7h	DMA2 Channel Mode Reg (Ch 4-7)	CPU / PCI	Never	000000XX	WO
0D8h	0D9h	DMA2 Clear Byte Pointer (Ch 4-7)	CPU / PCI	Never	XXh	WO
0DAh	0DBh	DMA2 Master Clear Reg. (Ch 4-7)	CPU / PCI	Never	XXh	WO
0DCh	0DDh	DMA2 Clear Mask Register (Ch 4-7)	CPU / PCI	Never	XXh	wo
0DEh	0DFh	DMA2 Write All Mask (Ch 4-7)	CPU / PCI	Never	01h	R/W
0F0h	_	Coprocessor Error Register	CPU / PCI	Always	N/A	wo
170h - 177h	_	IDE Secondary Command Block (Note 1)	CPU / PCI	Never	N/A	R/W
1F0h - 1F7h	_	IDE Primary Command Block	CPU / PCI	Never	N/A	R/W
200h- 207h	_	Game Port	CPU / PCI	If enabled	N/A	R/W
279h	_	ISA PnP Address	CPU / PCI	If enabled	N/A	R/W
376h	_	IDE Secondary Control Block	CPU / PCI	Never	N/A	R/W
388-38Bh	_	AdLIB FM Synthesis	CPU / PCI	If enabled	N/A	R/W
3F6h	_	IDE Primary Control Block	CPU / PCI	Never	N/A	R/W
4D0h	_	Edge/Level Triggered Reg (INT CTRL 1)		Never	00h	R/W
4D1h	_	Edge/Level Triggered Reg (INT CTRL 2)		Never	00h	R/W
A79h	_	ISA PnP Address	CPU / PCI	If enabled	N/A	R/W
CF9h	_	Reset Control Register		Never	00h	R/W

#### Note:

# 6.6.2 VARIABLE I/O DECODE RANGES

Table 35 shows the Variable I/O Decode Ranges, which are set using Base Address Registers (BARs) or other configuration bits in the various configuration spaces. The PnP software (PCI or ACPI) can set and adjust these values.

When a detected cycle is positively decoded, if it is an X-bus device response, then the cycle is forwarded to the X-bus I/F.

<sup>1.</sup> The 440MX claims secondary IDE addresses even though no secondary channel is physically available.



#### WARNING:

The Variable I/O Ranges should not be set to conflict with the Fixed I/O Ranges. Unpredictable results may occur if the configuration software allows any I/O range conflicts to happen. Hardware checks are not performed for programming conflicts.

Table 35. Variable I/O Decode Ranges (Available I/O Space is 0 - 64KB)

Range Name	Mappable	Size (Bytes)	Target
IDE	Anywhere in 64K I/O Space	16	IDE Unit
USB	Anywhere in 64K I/O Space	32	USB Unit
SMBus	Anywhere in 64K I/O Space	16	SMBus Unit
AC'97 Mixer	Anywhere in 64K I/O Space	256	AC'97 Unit
AC'97 Bus Master (Audio)	Anywhere in 64K I/O Space	64	AC'97 Unit
AC'97 Bus Master (Modem)	Anywhere in 64K I/O Space	64	AC'97 Unit
AC'97 Modem	Anywhere in 64K I/O Space	128	AC'97 Unit
GPIO	Anywhere in 64K I/O space	256	GPIO Unit
Parallel Port	1 of 3 ranges in 64K I/O Space	8	X-bus Peripheral
Serial Ports 1 & 2	1 of 8 Ranges in 64K I/O Space	8	X-bus Peripheral
Floppy Disk Controller	1 of 2 Ranges in 64K I/O Space	8	X-bus Peripheral
MIDI	1 of 2 Ranges in 64K I/O Space	2	X-bus Peripheral
MSS	1 of 4 Ranges in 64K I/O Space	8	X-bus Peripheral
SoundBlaster	1 of 4 Ranges in 64K I/O Space	32	X-bus Peripheral
X-bus Programmable Chip Select decode ranges [0:1]	Anywhere in 64K I/O Space	1-16	X-bus Peripheral

Figure 4 shows how the 440MX uses the PCI configuration space.






Figure 4. PCI Configuration Space Block Diagram



# 7. FUNCTIONAL DESCRIPTION

# 7.1 Mobile Celeron™ Processor / Pentium® II Processor Host Interface

# 7.1.1 OVERVIEW

The host interface is optimized to support the mobile Celeron processor or the Pentium II processor at a 66 MHz bus clock frequency. The 440MX implements the host address, control, and data bus interfaces within a single device. Host bus addresses are decoded for accesses to main memory, PCI memory, PCI I/O, and PCI configuration space. Pipelined addressing capability is utilized to improve overall system performance.

#### 7.1.2 HOST BUS DEVICE SUPPORT

The 440MX recognizes and supports a large subset of the transaction types that are defined for the mobile Celeron processor / Pentium II processor bus interface. However, each transaction type has a multitude of response types, some of which are not supported by this controller. All transactions are processed in the order received on the processor bus. Table 36 summarizes the transactions supported.

Table 36. Host Bus Transactions Supported

Transaction	REQa[4:0]#	REQb[4:0]#	Support
Deferred Reply	00000	XXXXX	A deferred reply is initiated for a previously deferred transaction.
Reserved	00001	XXXXX	Reserved
Interrupt Acknowledge	01000	00000	Interrupt acknowledge cycles are forwarded to the internal PCI bus.
Special Transactions	01000	00001	See Table 38.
Reserved	01000	0 0 0 1 x	Reserved
Reserved	01000	0 0 1 x x	Reserved
Branch Trace Message	01001	00000	A branch trace message is terminated without latching data.
Reserved	01001	00001	Reserved
Reserved	01001	0 0 0 1 x	Reserved
Reserved	01001	0 0 1 x x	Reserved
I/O Read	10000	0 0 x LEN#	I/O read cycles are forwarded to the PCI bus. I/O cycles in the North Bridge / Cluster configuration space are not forwarded to the PCI bus.
I/O Write	10001	0 0 x LEN#	I/O write cycles are forwarded to the PCI bus. I/O cycles in the North Bridge / Cluster configuration space are not forwarded to the PCI bus.



Transaction	REQa[4:0]#	REQb[4:0]#	Support
Reserved	1100x	0 0 x x x	Reserved
Memory Read & Invalidate	00010	0 0 x LEN#	Host initiated memory read cycles are forwarded to DRAM or the PCI bus. An MRI cycle is initiated for a PCI-initiated write cycle to DRAM.
Reserved	00011	0 0 x LEN#	Reserved
Memory Code Read	00100	0 0 x LEN#	Memory code read cycles are forwarded to DRAM or PCI.
Memory Data Read	00110	0 0 x LEN#	Host initiated memory read cycles are forwarded to DRAM or the PCI bus. A memory read cycle is initiated for a PCI-initiated read cycle to DRAM.
Memory Write (no retry)	00101	0 0 x LEN#	This memory write is a writeback cycle and cannot be retried. The write is forwarded to DRAM.
Memory Write (can be retried)	00111	0 0 x LEN#	The standard memory write cycle is forwarded to DRAM or PCI.

# Notes:

For Memory cycles, REQa[4:3]# = ASZ#. The 440MX only supports ASZ# = 00 (32-bit address).

 $REQb[4:3]\# = DSZ\#. \ \ For the mobile Celeron processor / Pentium II processor, DSZ\# = 00 \ (64-bit data bus size).$ 

LEN# = data transfer length as follows:

LEN# Data length

00 <= 8 bytes (BE[7:0]# specify granularity)

01 Length = 16 bytes BE[7:0]# all active (not supported)

10 Length = 32 bytes BE[7:0]# all active

11 Reserved

Table 37 shows the supported host bus responses.

Table 37. Host Bus Responses Supported

RS2#	RS1#	RS0#	Description	440MX Support
0	0	0	Idle	
0	0	1	Retry Response	This response is generated if an access is made to a resource that cannot be accessed by the processor at that time and the logic must avoid deadlock. PCI-directed reads, writes, and DRAM locked reads can be retried.
0	1	0	Deferred Response	This response can be returned for all transactions that can be executed 'out of order.' PCI-directed reads (memory, I/O and Interrupt Acknowledge) and writes (I/O only) can be deferred.
0	1	1	Reserved	Reserved
1	0	0	Hard Failure	Not supported.
1	0	1	No Data Response	This response is for transactions where the data has been transferred or for transactions where no data is



RS2#	RS1#	RS0#	Description	440MX Support
				transferred. Writes and zero length reads receive this response.
1	1	0	Implicit Writeback	This response is generated for transactions that hit a modified cache line.
1	1	1	Normal Data Response	This response is for transactions where data accompanies the response phase. Reads receive this response.

# 7.1.3 SPECIAL CYCLES

A special cycle is defined when REQa[4:0]=01000 and REQb[4:0]=xx001. The first address phase, Aa[35:3]# is undefined and can be driven to any value. The second address phase, Ab[15:8]# defines the type of special cycle issued by the processor.

Table 38 specifies the cycle type and definition, as well as the action by the 440MX when the corresponding cycles are identified.

**Table 38. Special Cycle Transactions** 

BE[7:0}#	Special Cycle Type	Action Taken
0000 0000	NOP	This transaction has no effect.
0000 0001	Shutdown	This transaction is issued when an agent detects a severe software error that prevents further processing. This cycle is claimed by the 440MX, which issues a shutdown special cycle on the PCI bus. This cycle is retired on the CPU bus after it is terminated on the PCI via a master abort mechanism.
0000 0010	Flush	This transaction is issued when an agent has invalidated its internal caches without writing back any modified lines. The 440MX claims this cycle and retires it.
0000 0011	Halt	This transaction is issued when an agent executes an HLT instruction and stops program execution. This cycle is claimed by the 440MX and propagated to PCI as a Special Halt Cycle. This cycle is retired on the CPU bus after it is terminated on the PCI via a master abort mechanism.
0000 0100	Sync	This transaction is issued when an agent has written back all modified lines and has invalidated its internal caches. The 440MX claims this cycle and retires it.
0000 0101	Flush Acknowledg e	This transaction is issued when an agent has completed a cache sync and flush operation in response to an earlier FLUSH# signal assertion. The 440MX claims this cycle and retires it.
0000 0110	Stop Clock Acknowledg e	This transaction is issued when an agent enters Stop Clock mode. This cycle is claimed by the 440MX and propagated to the PCI as a Special Stop Grant cycle. This cycle is completed on the CPU bus after it is terminated on the PCI via a master abort mechanism.





BE[7:0}#	Special Cycle Type	Action Taken
0000 0111	SMI Acknowledg e	This transaction is first issued when an agent enters System Management Mode (SMM). Ab[7]# is also set at this entry point. All subsequent transactions from the CPU with Ab[7]# set are treated by the 440MX as accesses to the SMM space. No corresponding cycle is propagated to the PCI. To exit SMM, the CPU issues another one of these cycles with the Ab[7]# bit de-asserted. The SMM space access is closed by the 440MX at this point.
All Others	Reserved	

#### 7.1.4 SYMMETRIC MULTIPROCESSOR (SMP) CONFIGURATION

Symmetrical multi-processor configurations are not supported.

#### 7.1.5 IN-ORDER QUEUE PIPELINING

The interface to the CPU bus includes a four deep in-order queue to track pipelined bus transactions. When the in-order queue is nearly full, the CPU bus pipeline is halted by asserting BNR#. BNR# is asserted until the in-order queue begins to drain.

#### 7.1.6 FRAME BUFFER MEMORY SUPPORT (USWC)

To allow for high-speed write capability for graphics, the Pentium II processor family introduced the USWC (uncacheable, speculative, write-combining) memory type. The USWC memory type provides a write-combining buffering mechanism for write operations. A high percentage of graphics transactions are writes to the memory-mapped graphics region, normally known as the linear frame buffer. Reads and writes to USWC are non-cached and can have no side effects.

In the case of graphics, current 32-bit drivers (without modifications) would use Partial Write protocol to update the frame buffer. The highest performance write transaction on the CPU bus is the Line Write. By combining the several back-to-back Partial write transactions (internal to the CPU) into a Line write transaction on the CPU bus, the performance of frame buffer accesses would be greatly improved. To this end, the CPU supports the USWC memory. Writes to USWC memory can be buffered and combined in the processor's write-combining buffers (WCB). The WCB is flushed after executing a serializing, locked, I/O instruction, or when the WCB is full (32 bytes). To extend this capability to the current drivers, it is necessary to set the linear frame buffer address range to a USWC memory type, which can be done by programming the MTRR Registers in the CPU.

If the number of bytes in the WCB is < 32 then a series of  $\leq$  8 byte writes are performed upon WCB flushing. The 440MX further optimizes this by providing write combining for CPU-to-PCI Write transactions. If the target of a CPU write is the PCI memory, then the data is combined and sent to the PCI bus as a single write burst. The USWC DRAM-targeted writes are handled as regular DRAM writes.

Note that the application of the USWC memory attribute is not limited only to the frame buffer support. The 440MX implements write combining for any CPU-to-PCI posted write.



# 7.1.7 CPU SIDEBAND INTERFACE

This section describes each of the sideband signals that interface between the 440MX and the processor. The 440MX interfaces to the mobile processor with the following seven outputs:

- A20M#
- FERR# / IGNNE#
- INIT#
- INTR
- NMI
- SMI#
- STPCLK#

Outputs to the CPU use open drain buffers, which are pulled up at the system level to the CPU voltage.

One input, FERR#, from the CPU has special buffer requirements for the different voltage levels. The  $V_{IL}$  threshold must be compatible with CPUs that do not drive the signal above 1.8V.

# 7.1.7.1 A20M#

The A20M# signal is active (low) when both of the following conditions are true:

- The ALT\_A20\_GATE bit (Bit 1 of PORT92 Register) is a '0'.
- The A20GATE input signal is a '0'.

The A20GATE input signal is expected to be generated by the external microcontroller (KBC).

# 7.1.7.2 FERR# / IGNNE# (Coprocessor Error)

The 440MX supports the coprocessor error function with the FERR#/IGNNE# pins. The function is enabled via the COPROC\_ERR\_EN bit (Device 7:Function 0, Offset 4E, bit 5). FERR# is tied directly to the Coprocessor Error signal of the CPU. As shown in Figure 5, if FERR# is driven active by the CPU, IRQ13 goes active (internally). When it detects a write to the COPROC\_ERR Register, the 440MX negates the internal IRQ13 and drives IGNNE# active. IGNNE# remains active until FERR# is driven inactive. IGNNE# is never driven active unless FERR# is active.

If COPROC\_ERR\_EN is not set, then asserting FERR# does not generate an internal IRQ13 and a write to F0h does not generate IGNNE#.






Figure 5. Coprocessor Error Timing Diagram

# 7.1.7.3 INIT#

The INIT# signal is active (driven low) based on any one of several events as shown in Table 39. When any of these events occur, INIT# is driven low for 16 PCI clocks and then released (and pulled high by an external pull-up resistor).

Table 39. Events Causing INIT# Active

Event	Comment		
Shutdown special cycle from CPU observed.			
PORT92 write, where INIT_NOW (bit 0) transitions from a 0 to a 1.			
PORTCF9 write, where RST_CPU (bit 2) was a 0 and SYS_RST (bit 1) transitions from 0 to 1.			
RCIN# input signal goes low. RCIN# is expected to be driven by the external microcontroller (KBC).	0 to 1 transition on RCIN# must occur before the 440MX arms INIT# to be generated again.		

# 7.1.7.4 Interrupt Signals

The behavior of the INTR signal is described in Section 7.10.1 of this document.

# 7.1.7.5 NMI

Non-Maskable Interrupts (NMIs) can be generated when either SERR# or IOCHK# is asserted.

# 7.1.7.6 SMI#

SMI# is an active low output synchronous to PCICLK that is asserted by the 440MX in response to one of many enabled hardware or software events.

# 7.1.7.7 STPCLK#

This active-low, open-drain signal is controlled by the power management.



# 7.2 Memory Interface

#### 7.2.1 DRAM INTERFACE

#### 7.2.1.1 DRAM Interface Overview

The 440MX integrates a main memory DRAM controller that supports a 64-bit SDRAM array. The 440MX generates the CS#, DQM, SCAS#, SRAS#, SCLK, WE#, CKE and multiplexed addresses, MA[13,(12:11)#,10,(9:0)#] for the DRAM array. For CPU/PCI to DRAM cycles, the address and data flows through the 440MX. The 440MX's DRAM interface operates on a clock that is synchronous to the CPU's FSB clock at 66 MHz. The DRAM controller interface is fully configurable through a set of control registers.

The 440MX supports industry standard 64-bit wide SDRAM DIMM modules. The 14 multiplexed address lines, MA[13:0], allow the 440MX to support 1M, 2M, 4M, 8M, and 16M x64 DIMMs. The 440MX has 4 CS# lines enabling the support of up to four 64-bit rows of DRAM in two DIMM modules. For write operations of less than a Qword in size, the 440MX performs a byte-wide write with DQMs. The 440MX targets 66 MHz SDRAM and supports both single and double-sided DIMMs. The 440MX provides refresh functionality with programmable rate (normal DRAM rate is 1 refresh/15.6 µs). Additionally, the 440MX provides a seven-deep refresh queue. The 440MX can be configured via the Paging Policy Register to keep multiple pages open within the memory array. Pages can be kept open in all rows of memory. When 4-bank SDRAM devices (64Mb technology) are used for a particular row, up to 4 pages can be kept open within that row. When using 2-bank SDRAM devices in a particular row, up to 2 pages can be kept open within that row.

The DRAM interface of the 440MX is configured by the SDRAM Control Register, the NBXCFG Register bits, and the four DRAM Row Boundary (DRB) Registers. The four DRB Registers define the size of each row in the memory array, enabling the 440MX to assert the proper CS# for accesses to the array.

# 7.2.2 DRAM ORGANIZATION AND CONFIGURATION

The 440MX supports 64-bit DRAM configurations. In the following discussion, the term *row* refers to a set of memory devices that are simultaneously selected by one CS#. The 440MX supports a maximum of 4 rows of SDRAM memory. A row may be composed of discrete DRAM devices, single-sided or double-sided DIMMs.

The DRAM interface consists of the following pins:

- MA[13,(12:11)#,10,(9:0)#]
- MD[63:0]
- DQM[7:0]
- SRAS#
- SCAS#
- WE#
- CS[3:0]#
- CKE[3:0]

One CS# line is provided for each row. The SRAS#, SCAS# and WE# drive up to 4 rows of SDRAM. Most pins utilize programmable strength output buffers. When a row contains 16-Mb SDRAMs, MA11# functions as a Bank Select line. When a row contains 64-Mb or 128-Mb SDRAMs, MA[12:11]# function as Bank Addresses (BA[1:0], or Bank Selects).



DIMMs may be populated in any order, i.e., any combination of rows may be populated.

Table 40 lists some possible DIMM socket configurations along with their corresponding DRB programming.

Table 40. Sample Of Possible Options for 6 Row/3 DIMM Configurations

Total Memory Size	DIMM0	DIMM1	DRB0	DRB1	DRB2	DRB3
16 MB	2Mx64/S	0	02h	02h	02h	02h
16 MB	0	2Mx64/D	00h	00h	01h	02h
16 MB	1Mx64/S	1Mx64/S	01h	01h	02h	02h
24 MB	2Mx64/D	1Mx64/S	01h	02h	03h	03h
24 MB	1Mx64/S	2Mx64/S	01h	01h	03h	03h
32 MB	4Mx64/S	0	04h	04h	04h	04h
32 MB	0	4Mx64/S	00h	00h	04h	04h
32 MB	2Mx64/D	2Mx64/D	01h	02h	03h	04h
40 MB	4Mx64/S	1Mx64/S	04h	04h	05h	05h
40 MB	1Mx64/S	4Mx64/S	01h	01h	05h	05h
48 MB	4Mx64/S	2Mx64/D	04h	04h	05h	06h
48 MB	2Mx64/S	4Mx64/S	02h	02h	06h	06h
48 MB	2Mx64/D	4Mx64/S	01h	02h	06h	06h
64 MB	8Mx64/D	0	04h	08h	08h	08h
64 MB	0	8Mx64/D	00h	00h	04h	08h
64 MB	4Mx64/S	4Mx64/S	04h	04h	08h	08h
72 MB	8Mx64/D	1Mx64/S	04h	08h	09h	09h
72 MB	1Mx64/S	8Mx64/D	01h	01h	05h	09h
80 MB	8Mx64/D	2Mx64/D	04h	08h	09h	0Ah
80 MB	2Mx64/S	8Mx64/D	02h	02h	06h	0Ah
96 MB	8Mx64/D	4Mx64/S	04h	08h	0Ch	0Ch
96 MB	4Mx64/S	8Mx64/D	04h	04h	08h	0Ch
128 MB	8Mx64/D	8Mx64/D	04h	08h	0Ch	10h
256 MB	16Mx64/D	16Mx64/D	08h	10h	18h	20h

# Note:

<sup>&</sup>quot;S" denotes single-sided DIMMs and "D" denotes double-sided DIMMs.



Figure 6 depicts the 440MX connections for a two-DIMM SDRAM memory array.




Figure 6. DIMM Configuration with FET Switches

## 7.2.2.1 Configuration Mechanism for DIMMs

Detection of the DRAM type installed on the DIMM is supported via the Serial Presence Detect mechanism as defined in the JEDEC 168-pin DIMM standard. This standard uses the SCL (SMB\_CLK), SDA (SMB\_DATA) and SA[2:0] pins on the DIMMs to detect the type and size of the installed DIMMs. No special programmable modes are provided for detecting the size and type of memory installed. Type and size detection must be done via the serial presence detection pins.

## 7.2.2.1.1 MEMORY DETECTION AND INITIALIZATION

The DRAM registers must be initialized before any cycles to the memory interface can be supported. Detection of memory size is done via the System Management Bus (SMBus). This two-wire bus is used to extract the DRAM type and size information from the serial presence detect port on the DRAM DIMMs.

DRAM DIMMs contain a five-pin serial presence detect interface, including SCL (serial clock), SDA (serial data) and SA[2:0]. Each device on the SMBus bus has a seven-bit address. For the DRAM DIMMs, the upper four bits are fixed at 1010. The lower three bits are strapped on the SA[2:0] pins. SCL and SDA are connected directly to the SMBus. Thus, data is read from the Serial Presence Detect port on the DIMMs via a



series of SMBus I/O cycles. To properly configure the memory interface, the BIOS uses this data to determine the memory size of each of the four rows.

#### 7.2.2.1.2 SMBUS CONFIGURATION

Before accessing the information from the DIMMs, the SMBus host interface must be initialized. This is done via two registers mapped to PCI Configuration Space Device #7, function #7. All SMBus accesses are done through I/O cycles. It is desirable to make the I/O base address programmable to avoid any conflicts with existing I/O mapped devices in the system. The I/O address is programmed through the 32-bit SMBus Base Address Register at location 90h, Device #7, function #7. Bits 31:16 of this register are Reserved. Bits 15:4 are used to select the 16-bit base I/O address of the SMBus host controller. Bits 3:1 are Reserved and bit 0 is configured is the SMBus Host Configuration Register located at D2h, Device #7, function #7. Bits 7:4 of this register are Reserved. Bits 3:1 are used to assign an interrupt to the SMBus host controller. IRQ9 or SMI# may be selected. The SMBus host interface is enabled upon setting bit 0 of this register to 1.

## 7.2.2.1.3 ACCESSING THE SERIAL PRESENCE DETECT PORTS

Each device on the SMBus has a unique seven-bit address. The DRAM DIMMs have the upper four bits of this address hard-wired as 1010. The remaining three bits are strapped for each DIMM on the SA[2:0] pins. For example, to support two DIMMs (four rows of memory), the SA[2:0] lines may be strapped to 000 and 001. Thus, an SMBus cycle with target address 1010000 addresses the lower order DIMM.

Each DIMM contains an EEPROM with up to 256 bytes of accessible data. The BIOS can read this data from the Serial Presence Detect Ports to determine the type, size and any required attributes of each row of memory. Once the SMBus host controller is initialized and enabled, accessing the Serial Presence Detect ports can be done through a sequence of I/O reads and writes to I/O Space Registers defined by the SMBus base I/O address (see Section 7.2.2.1.2).

## 7.2.2.1.4 DRAM REGISTER PROGRAMMING

This section provides an overview of how the Serial Presence Detect ports on the DIMMs obtain the required information to program the DRAM registers. The Serial Presence Detect ports are used to determine Refresh rate, MA and MD buffer strength, SDRAM timings, row sizes and row page sizes.

Table 41 lists a subset of the data available through the on-board Serial Presence Detect ROM on each DIMM.

Table 41. Data Bytes on DIMM Used for Programming DRAM Registers

Byte	Function					
2	Memory type ( SDRAM)					
3	Row addresses, not counting bank addresses					
4	# Column addresses					
5	# Banks of DRAM (single- or double-sided DIMM)					
11	No ECC					
12	Refresh rate					



Byte	Function				
# Banks on each SDRAM Device					
36-41 Access time from clock for CAS# latency 1 through 7					
42	Data width of SDRAM components				

These bytes collectively provide enough data to program the DRAM registers. For example, to program the DRB (DRAM Row Boundary) Registers, the size of each row must be determined. The number of row addresses (byte 3) plus the number of column addresses (byte 4) plus the number of banks on each SDRAM device (byte 17) collectively determines the total address depth of a particular row of SDRAM. Since a row is always 64 data bits wide, the size of the row is easily determined for programming the DRB Registers.

Once the type of DRAM has been detected, this information must then be programmed into the DRAM Row Boundary Registers. The 440MX uses the DRAM Row Type information in conjunction with the DRAM timings set in the DRAM Timing Register to optimally configure DRAM accesses.

## 7.2.3 SDRAM CYCLE ENCODING

Table 42 through Table 44 show the SDRAM cycle encoding using CS#, SRAS#, SCAS#, WE# and bank select.

Function	Symbol	CKE n-1	CKE n	CS#	SRAS#	SCAS#	WE#	A11	A10	A9-A0
Device deselect	DSEL	Н	Х	Н	Х	Х	Х	Х	Х	Х
No Operation	NOP	Н	Х	L	Н	Н	Н	Х	Х	Х
Read	READ	Н	Х	L	Н	L	Н	V	L	V
Read w/ auto precharge	READAP	Н	Х	L	Н	L	Н	V	Н	V
Write	WRIT	Н	Х	L	Н	L	L	V	L	V
Write w/ auto precharge	WRITEAP	Н	Х	L	Н	L	L	V	Н	V
Bank Activate	ACT	Н	Х	L	L	Н	Н	V	V	V
Precharge select bank	PRE	Н	Х	L	L	Н	L	V	L	Х
Precharge all banks	PALL	Н	Х	L	L	Н	L	Х	Н	Х
Auto refresh	CBR	Н	Н	L	L	L	Н	Х	Х	Х
Self refresh entry from IDLE	SLFRSH	Н	L	L	L	L	Н	Х	Х	Х
Self refresh exit	SLFRSHX	L	Н	Н	Х	Х	Х	Х	Х	Х
Power Down entry from IDLE	PWRDN	Н	L	Х	Х	Х	Х	Х	Х	Х
Power Down exit	PWRDNX	L	Н	Х	Х	Х	Х	Х	Х	Х

**Table 42. Command Truth Table** 



Function	Symbol	CKE n-1	CKE n	CS#	SRAS#	SCAS#	WE#	A11	A10	A9-A0
Mode register set	MRS	Н	Х	L	L	L	L	L	L	V

# Table 43. DQM Truth Table

Function	CKE n-1	CKE n	DQM U	DQM L
Data write/output enable	Н	Х	L	L
Data mask/output disable	Н	Х	Н	Н
Upper byte write enable/lower byte mask	Н	Х	L	Н
Lower byte write enable/high byte mask	Н	Х	Н	L

## Note:

H = High Level, L = Low Level, X = Don't care, V = Valid data input

**Table 44. Operative Command Table** 

Current State	CS#	SRAS #	SCAS #	WE#	Address	Command	Action	Notes
Idle	Н	Х	Х	Х	Х	DSEL	NOP or Power Down	1
	L	Н	Н	Н	Х	NOP	NOP or Power Down	1
	L	Н	L	Н	BA,CA,A10	READ/READAP	ILLEGAL	2
	L	Н	L	L	BA,CA,A10	WRIT/WRITEAP	ILLEGAL	2
	L	L	Н	Н	BA,RA	ACT	Row Active	
	L	L	Н	L	BA,A10	PRE/PALL	NOP	
	L	L	L	Н	Х	CBR/SELF	Refresh or Self refresh	3
	L	L	L	L	Op-code	MRS	Mode Register access	
Row active	Н	Х	Х	Х	Х	DSEL	NOP	
	L	Н	Н	Н	Х	NOP	NOP	
	L	Н	L	Н	BA,CA,A10	READ/READAP	Begin read: Optional AP	4
	L	Н	L	L	BA,CA,A10	WRIT/WRITEAP	Begin write: Optional AP	4
	L	L	Н	Н	BA,RA	ACT	ILLEGAL	2
	L	L	Н	L	BA,A10	PRE/PALL	Precharge	5
	L	L	L	Н	Х	CBR/SELF	ILLEGAL	11
	L	L	L	L	OP-code	MRS	ILLEGAL	11
Read	Н	Х	Х	Х	Х	DSEL	Continue burst to end ->	



Current State	CS#	SRAS #	SCAS #	WE#	Address	Command	Action	Notes
							Row active	
	L	Н	Н	Н	Х	NOP	Continue burst to end -> Row active	
	L	Н	L	Н	BA,CA,A10	READ/READAP	Term burst, new read:Optional AP	6
	L	Н	L	L	BA,CA,A10	WRIT/WRITEAP	Term burst, start write:Optional AP	6,7
	L	L	Н	Н	BA,RA	ACT	ILLEGAL	2
	L	L	Н	L	BA,A10	PRE/PALL	Term burst, precharge	
	L	L	L	Н	Х	CBR/SELF	ILLEGAL	11
	L	L	L	L	Opcode	MRS	ILLEGAL	11
Write	Н	Х	Х	xX	Х	DSEL	Continue burst to end - > Write recovering	
	L	Н	Н	Н	Х	NOP	Continue burst to end - > Write recovering	
	L	Н	L	Н	BA,CA,A10	READ/READAP	Term burst, start read: optional AP	6,7
	L	Н	L	L	BA,CA,A10	WRIT/WRITEAP	Term burst, new write: optional AP	6
	L	L	Н	Н	BA,RA	ACT	ILLEGAL	2
	L	L	Н	L	BA,A10	PRE/PALL	Term burst precharging	8
	L	L	L	Н	Х	CBR/SELF	ILLEGAL	11
	L	L	L	L	Op Code	MRS	ILLEGAL	11
Read with auto	Н	Х	Х	Х	Х	DSEL	Continue burst to end - > precharging	
precharge	L	Н	Н	Н	Х	NOP	Continue burst to end - > precharging	
	L	Н	L	Н	BA,CA,A10	READ/READAP	ILLEGAL	10
	L	Н	L	L	BA,CA,A10	WRIT/WRITEAP	ILLEGAL	10
	L	L	Н	Н	BA,RA	ACT	ILLEGAL	2,10
	L	L	Н	L	BA,A10	PRE/PALL	ILLEGAL	2,10
	L	L	L	Н	Х	CBR/SELF	ILLEGAL	11
	L	L	L	L	Opcode	MRS	ILLEGAL	11



Current State	CS#	SRAS #	SCAS #	WE#	Address	Command	Action	Notes
Write with auto precharge	Н	Х	Х	Х	Х	DSEL	Continue burst to end -> Write recovering with auto precharge	
	L	Н	Н	Н	Х	NOP	Continue burst to end -> Write recovering with auto precharge	
	L	Н	L	Н	BA,CA,A10 READ/READAP IL		ILLEGAL	10
	L	Н	L	L	BA,CA,A10	WRIT/WRITEAP	ILLEGAL	10
	L	L	Н	Н	BA,RA	ACT	ILLEGAL	2,10
	L	L	Н	L	BA,A10	PRE/PALL	ILLEGAL	2,10
	L	L	L	Н	Х	CBR/SELF	ILLEGAL	11
	L	L	L	L	Opcode	MRS	ILLEGAL	11
Prechargin g	Н	Х	Х	X	Х	DSEL	NOP	
	L	Н	Н	Н	Х	NOP	NOP	
	L	Н	L	Н	BA,CA,A10	READ/READAP	ILLEGAL	2,10
	L	Н	L	L	BA,CA,A10	WRIT/WRITEAP	ILLEGAL	2,10
	L	L	Н	Н	BA,RA	ACT	ILLEGAL	2,10
	L	L	Н	L	BA,A10	PRE/PALL	NOP	
	L	L	L	Н	Х	CBR/SELF	ILLEGAL	11
	L	L	L	L	Op Code	MRS	ILLEGAL	11
Row	Н	Х	Х	Х	Х	DSEL	NOP	
activating	L	Н	Н	Н	Х	NOP	NOP	
	L	Н	L	Н	BA,CA,A10	READ/READAP	ILLEGAL	2,10
	L	Н	L	L	BA,CA,A10	WRIT/WRITEAP	ILLEGAL	2,10
	L	L	Н	Н	BA,RA	ACT	ILLEGAL	2,9,10
	L	L	Н	L	BA,A10	PRE/PALL	ILLEGAL	2,10
	L	L	L	Н	Х	CBR/SELF	ILLEGAL	11
	L	L	L	L	Opcode	MRS	ILLEGAL	11
Write	Н	Х	Х	Х	Х	DSEL	NOP	
Recovering	L	Н	Н	Н	Х	NOP	NOP	



Current State	CS#	SRAS #	SCAS #	WE#	Address	Command	Action	Notes
	L	Н	L	Н	BA,CA,A10	READ/READAP	Start Read, optional AP	7
	L	Н	L	L	BA,CA,A10	WRIT/WRITEAP	New Write, optional AP	
	L	L	Н	Н	BA,RA	ACT	ILLEGAL	2,10
	L	L	Н	L	BA,A10	PRE/PALL	ILLEGAL	2,11
	L	L	L	Н	Х	CBR/SELF	ILLEGAL	11
	L	L	L	L	Opcode	MRS	ILLEGAL	11
Write	Н	Х	Х	Х	Х	DSEL	NOP	
recovering	L	Н	Н	Н	X NOP N		NOP	
with auto	L	Н	L	Н	BA,CA,A10	READ/READAP	ILLEGAL	2,7,10
precharge	L	Н	L	L	BA,CA,A10	WRIT/WRITEAP	ILLEGAL	2,10
	L	L	Н	Н	BA,RA	ACT	ILLEGAL	2,10
	L	L	Н	L	BA,A10 PRE/PALL		ILLEGAL	2,11
	L	L	L	Н	Х	CBR/SELF	ILLEGAL	11
	L	L	L	L	Op Code	MRS	ILLEGAL	11
Refreshing	Н	Х	Х	Х	Х	DSEL	NOP	
	L	Н	Н	Н	Х	NOP	NOP	
	L	Н	L	Х	Х	READ/ READAP	ILLEGAL	11
	L	L	Н	Х	Х	ACT/PRE/PALL	ILLEGAL	11
	L	L	L	Х	Х	CBR/SELF/MRS	ILLEGAL	11
Mode Register	Н	Х	Х	Х	Х	DSEL	NOP-Enter idle after tmrd	
accessing	L	Н	Н	Н	Х	NOP	NOP-Enter idle after tmrd	
	L	Н	L	Х	Х	READ/WRITE/ READAP/ WRITEAP	ILLEGAL	11
	L	L	Х	Х	Х	ACT/PRE/PALL/ CBR/SELF/MRS	ILLEGAL	11

## Notes:

**Key:** H: High Level, L: Low Level, X: don't care, V: Valid data input, BA: Bank Address, AP: Auto Precharge, CA: Column Address, RA: Row Address.

 $<sup>^{\</sup>star}\text{All}$  entries assume that CKE was active (high level) during the preceding clock cycle.



- 1. If both banks are idle and CKE is inactive (low level), then in power down mode.
- Illegal to bank in specified states. Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
- 3. If both banks are idle and CKE is inactive (low level), then in Self refresh mode.
- 4. Illegal if trcd is not satisfied.
- Illegal if tras is not satisfied.
- 6. Must satisfy burst interrupt condition.
- 7. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 8. Must mask preceding data that does not satisfy tdpl.
- Illegal if trrd is not satisfied.
- 10. Illegal for a single bank, but legal for other banks in multi-bank devices.
- Illegal for all banks.

#### 7.2.4 DRAM ADDRESS TRANSLATION AND DECODING

The 440MX address decoders translate the address received on the host bus or PCI bus to an effective memory address. Translation supports 16- and 64-Mbit DRAM devices with 2 KB, 4 KB and 8 KB page sizes. Page size varies per row depending on how many column address lines are used for a given row. Rows containing SDRAMs with 8 column lines have a 2 KB page size. Those with 9 column lines have a 4 KB page size and those with 10 column address lines have an 8 KB page size. The multiplexed row/column address to the DRAM memory array is provided by the MA[13,12#,11#,10,(9:0)#] signals. The MA[13,12#,11#,10,(9:0)#] bits are derived from the host address bus as defined by Table 45.

Row and Column address muxing on the MA[13,12#,11#,10,(9:0)#] lines is determined on a row-by-row basis allowing for three possible page sizes. SDRAMs have 8, 9 or 10 column lines allowing for 2 KB, 4 KB or 8 KB page sizes. The page size is determined primarily by the row size. When implemented with 2Mx32 devices, four banks are supported for that row. That is, up to four pages may be opened within that row. Since the 64-Mb 2Mx32 devices have only eight column address lines, rows using these devices have only a 2 KB page size while those implemented with the 16-Mb 2Mx8 have nine column address lines yielding a 4 KB page size. The 16-bit Page Size Register is used to distinguish between page sizes for a 32-MB SDRAM row. It contains a bit per row to specify the page size for that row. When a bit is set to 1, the 440MX uses the larger of the two possible page sizes. Table 45 shows the address muxing requirements for each of the supported row sizes.

Row size is internally computed using the values programmed in the DRB Registers. Page size is determined by the row size and the Page Size Register. Note that the column address for the 32 M, 64 M and 128 M row sizes has P for MA10. P is sent out on MA10.

Either two or four pages can be open at any time within any row. If a row contains SDRAMs based on 16-Mb technology (i.e., 12x8/9/10 devices), then two pages can be open at a time within that row. If a row contains SDRAMs based on 64-Mb technology, (i.e., 14x8/9/10 devices) then four pages can be open at a time within that row.



The SDRAM components used for the options shown in Table 45 have the following configurations:

Option	SDRAM Component Type
1 (8 MB)	1M x 16
2 (16 MB)	2M x 8
3 (32 MB)	4M x 16
4 (64 MB)	8M x 8
5 (128 MB)	16M x 8

## NOTE:

While other options are available, e.g., 8Mx16 configuration for the 64 MB option or 2Mx32 configuration for the 16 MB option, Intel has not tested them.

Table 45. MA Muxing vs. DRAM Address Split

Max. Address	Row Size	Split	Row/ Col	SDRAM A11	BA1	ВА0	A10/ AP	A9	A8	A7	A6	A5	A4	А3	A2	<b>A</b> 1	A0
Option 1	1	12x8*	Row			11	12	14	13	22	21	20	19	18	17	16	15
8 MB			Col			11	AP			10	9	8	7	6	5	4	3
Option 2	2	12x9*	Row			12	23	14	13	22	21	20	19	18	17	16	15
16 MB			Col			12	AP		11	10	9	8	7	6	5	4	3
		13x8*	Row		12	11	23	14	13	22	21	20	19	18	17	16	15
			Col		12	11	AP			10	9	8	7	6	5	4	3
Option 3	3	12x10*	Row			13	23	14	24	22	21	20	19	18	17	16	15
32 MB			Col			13	AP	12	11	10	9	8	7	6	5	4	3
		14x8*	Row	13	12	11	23	14	24	22	21	20	19	18	17	16	15
			Col		12	11	AP			10	9	8	7	6	5	4	3
Option 4,5	4,5	14x9*	Row	25	13	12	23	14	24	22	21	20	19	18	17	16	15
64/128 MB			Col		13	12	AP		11	10	9	8	7	6	5	4	3

Note: Muxing scheme H – three page sizes, new JEDEC DIMM pinout.

# 7.2.5 SDRAMC REGISTER PROGRAMMING

Table 46 summarizes the programmable SDRAM timing parameters.



**Table 46. Programmable SDRAM Timing Parameters** 

Parameter	SDRAMC Bit	Values (SCLKs)
CAS# Latency	CL	2,3
RAS#-to-CAS# Delay	SRCD	2,3
RAS# Precharge	SRP	2,3
Leadoff CS# Assertion	LCT	3,4

The SDRAM timing parameters are controlled via the SDRAMC Register. To support different device speed grades at 66 MHz, CAS# Latency, RAS#-to-CAS# Delay and RAS# Precharge are all programmable as either two or three SCLKs. To provide flexibility, each parameter is controlled by a separate register bit; i.e., any combination of CAS# Latency, RAS#-to-CAS# Delay and RAS# Precharge can be supported. One additional bit, the Leadoff Timing bit, controls CS# assertion when the command lines (SRAS#, SCAS# and WE#) are considered valid on the interface, and hence when CS# can be asserted for CPU read leadoff cycles. In the fastest timing mode, CS# can be asserted in clock three. This enables a seven-clock page hit performance with CAS# Latency, two devices and one clock MD-to-HD delay. This field controls when the first assertion of CS# occurs for CPU-initiated read cycles. The assertion may be for a read, row activate or precharge command. The MA lines along with the command lines (SRAS#, SCAS# and WE#) are driven in clock two, however the clock-to-output delay timing is slower than in the other modes. Use of this mode may require a lightly loaded SDRAM interface.

## 7.2.6 SDRAM PAGING POLICY

# 7.2.6.1 Overview

Open Page Arbitration (OPA) is a paging policy that leaves pages open when handing off DRAM ownership among masters, and places no restrictions on the number of rows which may have open pages at any given time.

## OPA features include:

- Pipelined arbitration allows row/bank/page operations for the next cycle to occur during a current DRAM
  access
- Maintains two or four open banks, in up to eight rows at a time.

## 7.2.6.2 Open Page Arbitration Policies

At any given time, pages may be open in any of the eight rows of SDRAM memory. For each row, pages can be open simultaneously in each bank, i.e., two banks/row for 16-Mbit SDRAM and (typically) four banks/row for 64-Mbit SDRAM.

Open Page Arbitration is always enabled.

# 7.2.6.3 Selective Auto Precharge Policy

The Selective Auto Precharge (SAP) policy causes the 443BX DRAM controller to use Auto Precharge when issuing commands on behalf of certain cycles.



# 7.2.7 DRAM POWER THROTTLING

#### **7.2.7.1** Overview

The 440MX provides a mechanism to control the rate of write and read cycles to DRAM. This mechanism, known as "Power Throttling," includes two independent hardware functions, one for "write throttling" and the other for "read throttling."

Write throttling is provided to avoid over-heating when the system generates write traffic to DRAM in a higher rate than specified for a sustained period of time. A high write rate can fail the system and cause permanent damage to the 440MX.

The read throttling is provided to avoid over-heating the SDRAM components when the system generates read traffic to DRAM in a higher rate than specified, for a sustained period of time. Such high read rates can fail the system.

## 7.2.7.2 Conceptual Description of Power Throttling

Since read and write throttling operate similarly, the power throttling sequences described in Sections 7.2.7.2.1 and 7.2.7.2.2 apply to both functions.

#### 7.2.7.2.1 DURING MONITORING REGIME

- A "global sampling window" is used as a period of monitoring the DRAM traffic.
- During the sampling window, the number of transferred Qword writes (for write throttling) and reads (for read throttling) are counted.
- At the end of the sampling window, the accumulated Qword count is compared to a "Global QW Threshold." If the count is higher than the threshold, then a "Throttling Regime" is entered; otherwise, the sequence repeats itself without performing throttling.
- The threshold is selected based on the system's Bandwidth Threshold that guarantees that the 440MX temperature remains under the specified value. For example, if the sampling window is 1 second, the maximum sustained bandwidth is 500 MB/s than the desired threshold is 500/8 = 62.5M QW.
- The choice of sampling window is made based on the temperature gradient, resulted by a change of bandwidth from some steady state to the maximum bandwidth. The sampling window of choice is expected to be a fraction of and up to one second.
- Note that during the monitoring regime, no throttling occurs. Only the transfers are counted.

## 7.2.7.2.2 DURING THROTTLING REGIME

- A "throttling time" is selected for the throttling regime duration. The throttling time can be set to an integer of 1 to 63 times the global sampling window.
- The throttling time is selected in a manner that optimizes the relationship between the throttling factor and the throttling duration. To achieve a given "average bandwidth" that guarantees the desired component temperature, throttling can be "deeper" for a shorter time or not as deep for a longer time. For example, assuming a maximum bandwidth of 800 MB/s and a desired sustained bandwidth of 500 MB/s, if the sampling period is set to one second, then the 500 MB/s can be achieved by throttling for one second down to 200 MB/s, or by throttling for two seconds at 350 MB/s.
- The throttling time is further divided into sub-periods called "throttle monitoring windows." While a typical
  throttling time is one or more seconds, each throttle monitoring window period is typically 10
  microseconds.

# intel

#### 82443MX PCIset

- For each throttle monitoring window, the throttling function allocates a budget of "Throttle QW Max" that
  can be performed to DRAM. Within a throttle monitoring window, once the budget of QW transfers
  (reads for read throttling, writes for write....) have completed, all further cycles (associated with the
  specific throttling function) are blocked. In the end of the throttle monitoring window period, all transfers
  are re-enabled and the new budget of transfers is allocated.
- The "Throttle QW Max" budget is selected in accordance with the "throttle monitoring window" and based
  on the bandwidth desired while throttling. For example, if the throttle window is selected to be 10
  microseconds and the desired throttle bandwidth is 350 MB/s then the selected "Throttle QW Max" is
  ~437 Qwords.
- The throttling process repeats itself in each "throttle monitoring window." If the selected throttling time is
  two seconds and the "throttle monitoring window" is 10 microseconds, then the process is performed
  200,000 times. At the end of the throttling regime, the 440MX returns to the monitoring regime and the
  sequence described in Sections 7.2.7.2.1 and 7.2.7.2.2 repeats itself.

## 7.2.7.2.3 READ AND WRITE THROTTLING REGIMES

In a "write throttling regime", once mask conditions are met, the 440MX DRAM arbiter blocks all writes. It attempts not to block reads by granting read requests to DRAM that can be performed independently of the blocked writes. For example, read requests that do not match posted writes' addresses can be performed. However, if a read address matches the address of a posted write, both the read and write are blocked.

In a "read throttling regime," once mask conditions are met, the 440MX DRAM arbiter blocks all cycles to DRAM, reads and writes.

The 440MX guarantees that a minimum required refresh rate is maintained through the throttling regime.

# 7.2.7.2.4 THE RELATION BETWEEN READ AND WRITE THROTTLING

Read and write throttling hardware functions are completely independent and allow all of the following states:

- Both read and write functions are in the monitoring regime.
- Read is monitoring while write is throttling.
- Write is throttling while read is monitoring.
- Both read and write functions are in the throttling regime, where:
  - Read function is actively masking all cycles.
  - Write function is actively masking writes.
  - None of the functions is actively masking.
  - Both functions mask and effectively all cycles are blocked.

Although the hardware is independent for both functions, some system scenarios cannot occur. For example, once the read function transitions into a throttling regime (while the write is in a monitoring regime), the write function remains in its state since all cycles are blocked by the read function.

## 7.2.7.3 SDRAM Power Throttling Setting Sequence

The following sequence must be followed to correctly set the power throttling functions:

- 1. Set the following write throttling fields: GDWSW, GQT, TT, TMW, and TQM.
- 2. Set the following read throttling fields: GDRSW, RGQT, RTT, RTMW, and RTQM.



- 3. Enable the throttling functions by setting bit 2 of each of the corresponding registers. Bits 1:0 of these registers must be "00" at all times. Note that the above throttling fields must be set to non-zero values before the functions are enabled.
- 4. Set the TLOCK bit. Once TLOCK is set to a '1', the Throttling Registers can be read but cannot be modified. Once locked, throttling function attributes can be modified after the next cold reset.
- 5. As an option, SERR# generation may be enabled when throttling conditions are met, if the platform needs to generate an interrupt for this case. SERR# generation is not protected by TLOCK.

## 7.2.8 SDRAM PERFORMANCE DESCRIPTION

The overall SDRAM performance is controlled by the DRAM Timing Register, the pipelining depth used in the 440MX, and the DRAM speed grade. In addition, exact system performance depends on the total memory supported, external buffering and memory array layout. As frequencies increase, the flight times for DRAM signals become important and contribute to the performance achieved.

#### 7.2.9 SDRAM OPTIMIZATIONS

## 7.2.9.1 Dual and Quad Bank Support

The 440MX supports 16-Mb, 64-Mbit, and 128-Mbit SDRAM technology. When 16-Mb SDRAMs are used for a particular row of memory, the 440MX uses 12x8/9/10 (row x column) addressing and can keep up to two pages open within that row. When 64-Mb technology is used for a particular row of memory, the 440MX uses 14x8/9/10 or 13x8 (in the case of a row containing two 2Mx32 SDRAM devices) addressing and can keep up to four pages open within that row provided the SDRAMs support four banks. Some 64-Mb SDRAMs may be available with only a two-bank architecture. These parts are also supported by the 440MX. Note that when a 2Mx32 SDRAM device is used and the device is a two-bank implementation, the addressing for this part is the same as for a 2Mx8 (16Mb) device, or 12x9. The banks per row bits (BPR) in the Paging Policy Register are used to indicate two versus four-bank SDRAMs on a row-by-row basis. Each bit in the eight-bit BPR field corresponds to one row of memory. When a bit is set to 0, it indicates that the corresponding row has only two banks. When a bit is set to 1, it indicates that the corresponding row has four banks and thus can have up to four pages open at any time. The banks per row information is obtained by the BIOS via the Serial Presence Detection port on the SDRAM DIMMs and then programmed into the BPR field.

# 7.3 System Memory Management

## 7.3.1 SMRAM RANGE OVERVIEW

The 440MX supports the use of main memory as System Management RAM (SMRAM) enabling the use of System Management Mode. The 440MX supports two SMRAM options: Compatible SMRAM (C\_SMRAM) and Extended SMRAM (E\_SMRAM). SMRAM space provides a memory area that is available for the SMI handler's and code and data storage. This memory resource is normally hidden from the system OS so that the processor has immediate access to this memory space upon entry to SMM. The 440MX provides the following three SMRAM options:

- Below 1 Mbyte option that supports compatible SMI handlers.
- Above 1 Mbyte option that allows new SMI handlers to execute with write-back cacheable SMRAM.



Optional larger write-back cacheable T\_SEG area from 128 KB to 1 MB in size above 1 Mbyte that is
reserved from the highest area in system DRAM memory. The above 1 Mbyte solutions require changes
to compatible SMRAM handler code to properly execute above 1 Mbyte.

## 7.3.2 COMPATIBLE SMRAM (C\_SMRAM)

Compatible SMRAM is the traditional SMRAM feature supported in Intel chipsets. When this function is enabled via C\_BASE\_SEG[2:0]=010 and G\_SMRAME=1 of the SMRAMC Register, the 440MX reserves 000A0000h through 000BFFFFh (A and B segments) of the main memory for use as non-cacheable SMRAM.

CPU accesses to segments A and B while not in SMM are always forwarded to the PCI bus. CPU accesses to segments A and B while in SMM are forwarded to either the DRAM or the PCI bus depending on the value of bits[6:0] of the SMRAMC Register. PCI masters cannot access the SMRAM area of the main memory. When a PCI master tries to access the SMRAM space, the 440MX does not respond to the PCI cycle (i.e., DEVSEL# is not asserted). The A and B segments are non-cacheable memory space. In this configuration, the SMRAM space is aliased with the graphics frame buffer memory.

The 440MX separates SMRAM space from system space by directing the cycle to either the DRAM memory or to the PCI bus. For example, when the processor is executing in one of its normal operating modes, then any access to the A or B segments is directed to the PCI bus, where it is then claimed by the graphics controller. However, when the processor generates a cycle to the A or B segments while in SMM, then this access is directed to the A or B segment of DRAM (and is not sent to the PCI bus). When the system is initialized, setting the D\_OPEN configuration bit is used to force accesses to the designated SMRAM memory while the processor is operating in one of its normal operating modes. During this time the SMI handler is copied to the SMRAM area.

The SMI handler can set the CLS bit to enable data accesses to aliased memory space, while code fetches access the SMRAM space.

## 7.3.3 EXTENDED SMRAM (E\_SMRAM)

This feature extends the SMRAM space up to 1 Mbyte and provides write-back cacheability.

The TSEG size is 128 Kbytes, 256 Kbytes, 512 Kbytes or 1 Mbyte, as defined by TSEG\_SZ[1:0] of the SMRAMC Register. When TSEG is enabled, then the TSEG block of memory is disabled from the top of memory and the system BIOS should report a main memory size (memory size - TSEG) to the OS. The extended SMRAM space has a fixed location in the CPU address space between 256 MB and 512 MB.

Table 47 shows the two areas of memory available for SMRAM when Extended SMRAM is enabled.

Table 47. Available Memory for SMRAM when Extended SMRAM Enabled

Physical Address	DRAM Address
100A0000h to 100FFFFFh	000A0000h to 000FFFFFh (High Mem)
10000000h plus TOM minus TSEG_SZ to 10000000h plus TOM	TOM minus TSEG_SZ to TOM (TSEG)

Table 48 shows the available DRAM memory of the extended SMRAM option.



**Table 48. Extended SMRAM DRAM Memory Regions** 

DRAM Area	Size/Availability
A, B Segments	64 Kbytes always available if enabled (i.e., G_SMRAME = 1 and H_SMRAME='1')
TSEG	128K, 256K, 512K or 1 MB available if enabled (i.e., TSEG_EN=1 and G_SMRAME = 1)

As with the Compatible SMRAM solution, the 440MX does not claim any bus master access to the Extended SMRAM memory ranges defined earlier. The D-OPN, DLCK and D\_CLS bits provide the same functions as in compatible SMRAM. The CPU can access these memory ranges by one of the following mechanisms:

- The processor can access SMRAM while in the SMM mode. A processor access to SMRAM while not in SMM and while the D\_OPN bit is reset, is forwarded to the PCI bus and a status bit is set in the SMRAMC Register.
- The processor can access SMRAM while the D\_OPN bit is set.

Figure 7 illustrates how SMRAM is mapped for various SMRAM ranges.

Table 49 summarizes the operation of SMRAM space cycles targeting the SMI space addresses. The compatible SMRAM region at "A" is always available. The H\_SRMAME bit controls accesses to the High SMRAM range "H". The TSEG\_EN bit independently controls the extended SMRAM range "T".

SMRAM regions are decoded as follows:

A = 0A0000 to 0BFFFFh

H = 100A0000h to 100FFFFh

T = (256M + TOM-Segment) to (256M + TOM)

Table 50 defines the decode control for all code fetches and data fetches to SMRAM ranges (as defined by Table 49). The G\_SMRAM bit provides a global disable for all SMRAM memory. The D\_OPEN bit allows software to write to the SMRAM ranges without being in SMM. BIOS software can use this bit to initialize SMM code at powerup. The D\_LCK bit limits the SMRAM range access to only SMM mode accesses. The D\_CLS bit causes SMM data accesses to be forwarded to PCI. The SMM software can use this bit to write to video memory while running code out of DRAM.






Figure 7. SMRAM Mapping



Table 49. SMRAM Range Decode

SMRAM Decode	H_SMRAME	TSEG_EN	A Range	H Range	T Range
Disable	х	х	Disable	Disable	Disable
Enable	0	0	Enable	Disable	Disable
Enable	0	1	Enable	Disable	Enable
Enable	1	0	Enable	Enable	Disable
Enable	1	1	Enable	Enable	Enable

## **Table 50. SMRAM Decode Control**

G_SMRAME	D_LCK	D_CLS	D_OPEN	SMM Mode	SMM Code Fetch	SMM Data Fetch
0	х	х	х	х	Disable	Disable
1	0	х	0	0	Disable	Disable
1	0	0	0	1	Enable	Enable
1	0	0	1	х	Enable	Enable
1	0	1	0	1	Enable	Disable
1	0	1	1	х	Invalid	Invalid
1	1	х	х	0	Disable	Disable
1	1	0	х	1	Enable	Enable
1	1	1	х	1	Enable	Disable

# 7.4 AC'97 Audio and Modem Controller

## 7.4.1 AC'97 AUDIO CONTROLLER

This section is based on the AC'97 Rev 2.0 specification (draft rev. 0.96).

AC'97 includes the following audio features:

- Independent (FDX) channels for stereo PCM in, stereo PCM out, and mono Mic in
- Supports 16-bit samples for stereo PCM out
- Supports multiple sample rate AC'97 2.0 codecs (48 KHz and below)
- Supports dual codec implementations for audio in mobile
- Supports read/write access to all Primary and Secondary AC'97 registers



The 440MX does not support the following AC'97 Rev 2.0 specification features:

- Support for additional 4 channels of PCM (center, L surround, R surround, LFE)
- Support for optional double rate sampling (n+1 sample for PCM L, R & C)
- Support for 18- and 20-bit sample lengths

## 7.4.2 AC'97 MODEM CONTROLLER

The 440MX includes the following AC'97 Softmodem features:

- Independent (FDX) channels for mono Line in and out
- Supports 16-bit samples
- Supports multiple sample rate AC'97 codecs (48 KHz and below)
- Supports AC'97 dual codec implementations for AC'97 audio and modem AFE
- Supports read/write access to all Primary and Secondary AC'97 registers
- Supports low latency access to 16 GPIO and wake-up event status bits

#### NOTE

- The 440MX does not support Line 2 DAC/ADC for the modem which is defined by the AC'97 specification.
- The 440MX does not support the handset channels (In and Out).
- The 440MX supports only 16-bit modem samples.

## **7.4.3 AC'97 OVERVIEW**

Figure 8 illustrates how the AC'97 controller communicates with its companion AC'97/AMC'97 codec via a digital serial link, "AC-link." All digital audio streams, modem line Codec streams, and command/status information are communicated over this point-to-point serial interconnect. Figure 9 shows the audio connections of a 440MX-based AC'97 audio system. Table 51 describes the signals that connect the AC'97 controller with the AC'97/AMC'97 codec. The AC'97 modem controller is a separate PCI function. However, the AC'97 modem controller is implemented in the same logical unit as the AC'97 audio functions.






Figure 8. AC'97 Controller Connection to its Companion Codec




Figure 9. 440MX-based AC'97 Audio System

Table 51. AC'97 Audio Pin Description

Signal	Туре	Description
AC_BIT_CLK	1	12.288 MHz serial data clock
AC_SDATA_IN_1	1	Serial TDM AC'97 input data
AC_SDATA_IN_0	1	Serial TDM AC'97 input data
AC_RST#	0	AC'97 Master HW reset
AC_SDATA_OUT	0	Serial TDM AC'97 output data

79



AC_SYNC	0	48 KHz fixed rate sample sync

## 7.4.4 SYSTEM INITIALIZATION

The AC'97 circuitry is reset on power up by combining the PCIRST# signal with the AC'97 AC\_RST# signal. The AC\_RST# signal remains asserted (low) until the driver writes the cold reset bit in the Global Control Register to 1 (either the audio or the modem driver can do this, because setting this bit in any one register will suffice since they both reflect the same register). During operation, the system can be reset by clearing the AC'97 AC\_RST# bit in the Global Control/Status Register (NABMBAR + 60h). After Reset, a read to Mixer Register 00h indicates what type of hardware resides in the codec. If the codec is not present, i.e., AC'97 is not supported, codec ready is never seen by the controller.

## 7.4.5 CLOCKING

The AC'97 codec derives its clock internally from an externally attached 24.576 MHz crystal 1, and drives a buffered and divided down (1/2) clock to its digital companion controller over AC-link under the signal name "BIT\_CLK". Clock jitter at the DACs and ADCs is a fundamental impediment to high quality output, and the internally generated clock provides AC'97 with a clean clock that is independent of the physical proximity of AC'97's companion digital controller (henceforth referred to as the "AC'97 controller"). The secondary codec is clocked by the BIT\_CLK supplied by the primary codec.

The beginning of all audio sample packets, or "Audio Frames", transferred over AC-link is synchronized to the rising edge of the "SYNC" signal. SYNC is driven by the AC'97 controller. The AC'97 controller takes BIT\_CLK as an input and generates SYNC by dividing BIT\_CLK by 256 and applying some conditioning to tailor its duty cycle. This yields a 48 KHz SYNC signal whose period defines an audio frame. Data is transitioned on AC-link on every rising edge of BIT\_CLK, and subsequently sampled on the receiving side of AC-link on each immediately following falling edge of BIT\_CLK.

# 7.4.6 DIGITAL INTERFACE

## 7.4.6.1 Multi-Point ACLink

The multi-point ACLink method allows up to two codecs on the link. By definition there is a Primary and a Secondary codec. The two devices have completely orthogonal register sets, i.e., they do not share registers and each is individually accessible. Both devices share SDATA\_OUT from the controller, but each has its own SDATA\_IN pin back to the controller. This prevents contention of the two devices on one input. It also keeps any unnecessary complexity from the codecs.

## 7.4.6.1.1 PRIMARY CODEC

The Primary device is completely backwards compatible with existing AC'97 solutions. It generates the master BIT\_CLK for both the controller and the secondary codec. Its registers are located in the same place as defined in AC'97. The primary codec can only be an AC'97, AC'97 Rev 2.0 or an AMC'97.

<sup>&</sup>lt;sup>1</sup> A 24.576 MHz crystal is recommended, but an external oscillator may also be input to AC '97 XTAL\_IN.



## 7.4.6.1.2 SECONDARY CODEC

The secondary device can only be an AC'97 2.0, MC'97, AMC'97 or completely compatible to one of those devices. The secondary device's BIT\_CLK pin must be configured as an input. Inside, the BIT\_CLK must be multiplied by two so that the internal rate is 24.576 MHz.

## 7.4.6.2 AC-link Digital Serial Interface Protocol

Each AC'97 codec incorporates a five-pin digital serial interface that links it to the AC'97 controller. AC-link is a bi-directional, fixed rate, serial PCM digital stream (see Figure 10). It handles multiple input and output audio streams, as well as Control Register accesses employing a time division multiplexed (TDM) scheme. The AC-link architecture divides each audio frame into 12 outgoing and 12 incoming data streams, each with 20-bit sample resolution. With a minimum required DAC and ADC resolution of 16 bits, AC'97 can also be implemented with 18- or 20-bit DAC/ADC resolution, given the headroom that the AC-link architecture provides. Table 52 lists the data streams supported by the 440MX.

Channel **Slots** Comments **PCM Playback** 2-channel composite PCM output stream 2 output slots PCM Record data 2 input slots 2-channel composite PCM input stream Control 2 output slots Control Register write port Status 2 input slots Control Register read port Modem Line Codec Output 1 output slot Modem line Codec DAC output stream Modem Line Codec Input 1 input slot Modem line Codec ADC input stream **Dedicated Microphone Input** 1 input slot Dedicated microphone input stream to support stereo AEC, and/or other voice applications I/O Control 1 output slot One slot dedicated to GPIOs on the modem codec I/O Status 1 input slot One slot dedicated to status from GPIOs in the modem codec, with data returned on every frame

Table 52. Supported Data Streams

The AC'97 controller signals the synchronization of all AC-link data transactions. The primary codec drives the serial bit clock onto AC-link, which the AC'97 controller then qualifies with a synchronization signal to construct audio frames.

SYNC, fixed at 48 KHz, is derived by dividing down the serial bit clock (BIT\_CLK). BIT\_CLK, fixed at 12.288 MHz, provides the necessary clocking granularity to support 12, 20-bit outgoing and incoming time slots. AC-link serial data is transitioned on each rising edge of BIT\_CLK. The receiver of AC-link data, AC'97 for outgoing data and AC'97 controller for incoming data, samples each serial bit on the falling edges of BIT\_CLK.

81



The AC-link protocol provides for a special 16-bit<sup>2</sup> time slot (Slot 0) wherein each bit conveys a valid tag for its corresponding time slot within the current audio frame. A "1" in a given bit position of Slot 0 indicates that the corresponding time slot within the current audio frame has been assigned to a data stream, and contains valid data. If a slot is "tagged" invalid, it is the responsibility of the source of the data, (AC'97 for the input stream and AC'97 controller for the output stream), to stuff all bit positions with 0's during that slot's active time.

SYNC remains high for a total duration of 16 BIT\_CLKs at the beginning of each audio frame. The portion of the audio frame where SYNC is high is defined as the "Tag Phase". The remainder of the audio frame where SYNC is low is defined as the "Data Phase".




Figure 10. AC'97 Standard Bi-directional Audio Frame

## 7.5 PCI Interface

## 7.5.1 PCI INTERFACE OVERVIEW

The 440MX PCI bus interface is compliant with the *PCI Local Bus Specification*, Revision 2.2. The implementation is optimized for high-performance data streaming when the 440MX is acting as either the target or the initiator on the PCI bus.

The 440MX integrates the traditional North and South Bridges/Clusters with additional features into a single chip with the point of integration being the PCI bus (see Figure 11). This bus is routed out to the chip interface and forms the PCI interface to the external PCI devices.

<sup>&</sup>lt;sup>2</sup> 13 bits defined, with three reserved trailing bit positions.






Figure 11. 440MX PCI Bus Topology

# 7.5.2 NORTH BRIDGE/CLUSTER FUNCTIONALITY

# 7.5.2.1 North Bridge/Cluster as a PCI Target

Table 53 summarizes the PCI transactions supported by the North Bridge/Cluster when acting as a target.

Table 53. PCI Commands Supported by the North Bridge/Cluster when Acting as a PCI Target

PCI Command	C/BE[3:0]#	440MX North Bridge/Cluster	
	Encoding	Cycle Destination	Response as PCI Target
Interrupt Acknowledge	0000	N/A	No Response
Special Cycle	0001	N/A	No Response
I/O Read	0010	N/A	No Response
I/O Write	0011	N/A	No Response
Reserved	0100	N/A	No Response
Reserved	0101	N/A	No Response
Memory Read	0110	Main Memory	Short Read
Memory Write	0111	Main Memory	Posts Data
Reserved	1000	N/A	No Response
Reserved	1001	N/A	No Response



PCI Command	C/BE[3:0]#	440MX North Bridge/Cluster	
	Encoding	Cycle Destination	Response as PCI Target
Configuration Read	1010	N/A	No Response
Configuration Write	1011	N/A	No Response
Memory Read Multiple	1100	Main Memory	Long Read
Dual Address Cycle	1101	N/A	No Response
Memory Read Line	1110	Main Memory	Short Read
Memory Write and Invalidate	1111	Main Memory	Posts Data

#### Note:

N/A refers to a function that is not applicable.

As a target of a PCI cycle, the North Bridge/Cluster function only supports the following transactions:

- Memory Read and Memory Read Line. These commands are supported as "Short Reads" by the North Bridge/Cluster. The North Bridge/Cluster issues a single snoop on the host bus for a short read and releases the CPU bus for other traffic. The PCI cycle is disconnected at the cache line boundary if it bursts across the line boundary. Using these commands to burst more than a single cache line will result in a performance loss for a PCI device during concurrent CPU traffic. The North Bridge/Cluster handles Memory Read and Memory Read Line from the South Bridge/Cluster as a short read.
- Memory Read Multiple. This is supported as a "Long Read" by the North Bridge/Cluster. The North Bridge/Cluster issues a pair of snoops (a snoop followed by a snoop-ahead) on the host bus for a long read and releases the CPU bus for other traffic. If the PCI burst cycle is still in progress, the North Bridge/Cluster reacquires the host bus for the next pair of snoop-aheads. This provides data streaming to the PCI devices while allowing the CPU-to-DRAM access. This specifically reduces wasted host clock cycles where the host bus is running much faster than the PCI bus. The South Bridge/Cluster does not use Memory Read Multiple and is disconnected at the cache line boundary. The North Bridge/Cluster does not internally request more than two lines to avoid the necessary snoops and data discards.
- Memory Write and Memory Write and Invalidate. These commands are aliased and processed identically. The North Bridge/Cluster supports data streaming for PCI-to-DRAM writes based on its ability to buffer up to 64 bytes (16 Qwords) of data before a snoop cycle must be completed on the host bus. The North Bridge/Cluster is typically able to support longer write bursts, with the maximum length dependent upon concurrent host bus traffic during PCI-DRAM write data streaming.
- Other Commands. Other commands such as I/O R/W and Configuration R/W are not supported by the North Bridge/Cluster as a target and will result in a master abort.
- Exclusive Access. The North Bridge/Cluster as a target does not support PCI locked cycles.
- Fast Back-to-Back Transactions. The North Bridge/Cluster as a target does not support fast back-to-back cycles from a PCI initiator.

## 7.5.2.2 North Bridge/Cluster as a PCI Initiator

As a PCI initiator, the North Bridge/Cluster is responsible for translating host cycles to PCI cycles. The North Bridge/Cluster is a non-caching agent on the PCI bus since cacheability is not supported for PCI. Table 54 lists all of the host cycles that must be translated.



Table 54. PCI Commands Supported by North Bridge/Cluster when Acting as a PCI Initiator

		440MX North	Bridge/Cluster
Source Bus Command	Other Encoded Information	Corresponding PCI Command	C/BE[3:0]# Encoding
Deferred Reply	Don't Care	None	N/A
Interrupt Acknowledge	Length ≤ 8 Bytes	Interrupt Acknowledge	0000 (BE[3:0]# = 1110)
Special Cycle	Shutdown	Special Cycle	0001 (AD[15:0] = 0000h)
	Halt	Special Cycle	0001 (AD[15:0] = 0001h)
	Stop Grant	Special Cycle	0001 (AD[15:0] = 0002h, AD[31:16] = 0012h)
	All other combinations	None	N/A
Branch Trace Message	None	None	N/A
I/O Read	Length ≤ 8 Bytes up to 4 byte enables asserted	I/O Read	0010
I/O Write	Length ≤ 8 Bytes up to 4 byte enables asserted	I/O Write	0011
	Length < 8 Bytes without all BEs asserted	Memory Read	0110
Memory Read (Code or Data) or	Length = 8 Bytes with all BEs asserted	Memory Read	1110
Memory Read Invalidate	Length = 16 Bytes	None	N/A
	Length = 32 Bytes Code Only	Memory Read	1110
Memory Write	Length < 8 Bytes without all BEs asserted	Memory Write	0111
	Length = 16 Bytes	None	N/A
	Length = 32 Bytes	Memory Write	0111
Locked Access	All combinations	Locked PCI access	As Applicable
Reserved Encodings	All Combinations	None	N/A
EA Memory Access	Address 4GB	None	N/A

**Note:** N/A refers to a function that is not applicable; Not Supported refers to a function that is available but specifically not implemented on the North Bridge/Cluster.



As an initiator of PCI cycles, the North Bridge/Cluster only supports the following transactions:

- Memory Read and Memory Read Line. For CPU-to-PCI reads, the North Bridge/Cluster only uses Memory Read.
- Memory Read Multiple. The North Bridge/Cluster as a PCI initiator does not support this command.
- Memory Write and Memory Write and Invalidate. The North Bridge/Cluster initiates PCI cycles on behalf
  of the CPU. The North Bridge/Cluster does not issue Memory Write and Invalidate as an initiator. The
  North Bridge/Cluster does not support write merging or write collapsing. The North Bridge/Cluster
  combines CPU-to-PCI writes (Dword or Qword) to provide bursting on the PCI bus.
- I/O Read and Write. All I/O reads and writes are forwarded to the PCI bus.
- Exclusive Access. Exclusive access is established by asserting the LOCK# signal per the PCI specification. The North Bridge/Cluster issues a locked cycle on the PCI bus on behalf of the CPU. The North Bridge/Cluster retries the initial read of the locked sequence on the host bus to complete snoops for any pending cycles in the PCI In Queues. The North Bridge/Cluster advances the locked cycle to the PCI bus. Once the data is received at the host interface, the North Bridge/Cluster waits for the CPU to retry the locked cycle. A locked path from CPU—to-PCI is established as soon as the host retries the locked access. If the locked access is retried on the PCI bus, the North Bridge/Cluster continues to retry the cycle until it is established.
- Configuration Read and Write. Configuration accesses to North Bridge/Cluster registers are consumed internally without reflection on the PCI bus. Other configuration cycles are forwarded normally. The North Bridge/Cluster does not accept configuration cycles as a target from the PCI bus.
- Fast Back-to-Back Transactions. The North Bridge/Cluster as an initiator does not perform fast back-to-back cycles.

# 7.5.2.3 Delayed Transactions

The 440MX supports delayed transactions for PCI-to-DRAM read cycles only. Delayed transaction refers to a retried read transaction termination by the North Bridge/Cluster as a target, in which no data is transferred but the transaction is enqueued and processed. The 440MX issues a delayed transaction for a read cycle that would require more than 32 PCI clocks to complete for the first data phase, or if the PCI out buffer has a cycle queued towards the PCI bus. Both the Delayed Transaction Enable (DTE, Register <0xF4h>) and the Delayed Transaction Timer (DTT, Register <0xF6h>) are programmable as either enabled or disabled in the North Bridge/Cluster. If either one is disabled, the PCI-to-DRAM read transaction is held in wait states until the transaction completes.

A connected PCI-to-DRAM read can be terminated with a delayed transaction prior to the expiry of the DTT in the following scenario: If the CPU enqueues a PCI write transaction outside the snoop window, before the current read data is available in the PCI out data buffers for the connected read. The CPU-to-PCI transaction has effectively "sneaked" ahead of the PCI-to-DRAM read in this case.

## NOTE:

This PCI transaction is handled as a delayed transaction and when the data is available, it is stored in the delayed transaction buffer. Any subsequent CPU-to-PCI write transactions are guaranteed to follow the delayed transaction. This ensures that livelock does not occur, in which CPU-to-PCI write transactions always precede the PCI-to-DRAM read, resulting in starvation.

The 440MX implements a discard timer (DT) that waits for 1024 PCI clocks within which the PCI initiator must return with the same access (address must be same, C/BEs are don't care) that was terminated with a delayed transaction. If the access is not completed within 1024 PCI clocks, the data retrieved from DRAM is discarded. The 440MX also discards the data if a PCI agent's write hits within two consecutive cache lines



after the starting address of the delayed transaction. A locked CPU cycle queued while data is being acquired for the pending delayed transaction also results in data discard.

#### 7.5.3 SOUTH BRIDGE/CLUSTER FUNCTIONALITY

The PCI logic in the South Bridge/Cluster serves as the PCI interface for cycles to and from DMA, RTC, Interrupt Controllers, SMBus, GPIOs, Power Management logic, USB, IDE and X-bus.

# 7.5.3.1 South Bridge/Cluster as a PCI Target

The South Bridge/Cluster accepts cycles on the PCI bus on behalf of DMA, RTC, Interrupt Controllers, SMBus, GPIOs, Power management, USB, IDE, X-bus, and all South Bridge/Cluster configuration registers. Note, however, that the North Bridge/Cluster is the initiator in many of the cycles directed to the South Bridge/Cluster.

The South Bridge/Cluster does positive/subtractive decoding depending on the mode selected.

Table 55 lists all of the PCI cycles that the South Bridge/Cluster can accept as a target.

Table 55. PCI Commands Supported by the South Bridge/Cluster when Acting as a PCI Target

PCI Command	C/BE[3:0]# Encoding	Notes
Interrupt Acknowledge	0000	Interrupt Controller can receive these cycles
Special Cycle	0001	Halt, Shutdown, Stop Grant cycles
I/O Read/ I/O Write	0010/ 0011	Many of the functions have I/O ranges that can be disabled and/or relocated.
Reserved	0100	N/A
Reserved	0101	N/A
Memory Read/ Memory Write	0110/ 0111	USB, X-bus can receive these cycles
Reserved	1000	N/A
Reserved	1001	N/A
Configuration Read/ Configuration Write	1010/ 1011	South Bridge/Cluster decodes Type 0 configuration cycles to Bus #0, Device #7 for the South Bridge/Cluster internal PCI devices.
Memory Read Multiple	1100	Aliased to Memory Read
Dual Address Cycle	1101	N/A
Memory Read Line	1110	Aliased to Memory Read



PCI Command	C/BE[3:0]# Encoding	Notes
Memory Write and Invalidate	1111	Aliased to Memory Write

#### Note:

N/A refers to a function that is not applicable.

# 7.5.3.2 South Bridge/Cluster as a PCI Initiator

The South Bridge/Cluster initiates cycles on the PCI bus on behalf of IDE, DMA, USB, and X-bus when granted by the arbiter.

Table 56 shows that, as an initiator on the PCI bus, the South Bridge/Cluster can only generate memory and I/O read/write cycles.

Table 56. PCI Commands Supported by the South Bridge/Cluster when Acting as a PCI Initiator

PCI Command	C/BE[3:0]# Encoding	Notes
Interrupt Acknowledge	0000	N/A
Special Cycle	0001	N/A
I/O Read/ I/O Write	0010/ 0011	Supported
Reserved	0100	N/A
Reserved	0101	N/A
Memory Read/ Memory Write	0110/ 0111	Supported
Reserved	1000	N/A
Reserved	1001	N/A
Configuration Read	1010	N/A
Configuration Write	1011	N/A
Memory Read Multiple	1100	N/A
Dual Address Cycle	1101	N/A
Memory Read Line	1110	N/A
Memory Write and Invalidate	1111	N/A

## Note:

N/A refers to a function that is not applicable.



## 7.6 DMA Controller

## 7.6.1 REGISTER DESCRIPTION

The 440MX contains DMA circuitry that incorporates the functionality of two 82C37 DMA controllers (DMA-1 and DMA-2). The DMA registers control the operation of the DMA controllers and are all accessible from the Host CPU via the PCI bus interface.

## 7.6.2 FUNCTIONAL DESCRIPTION

The DMA circuitry incorporates the functionality of two 82C37 DMA controllers with seven independently programmable channels (Channels 0-3 and Channels 5-7). DMA Channel 4 is used to cascade the two controllers and defaults to cascade mode in the DMA Channel Mode (DCM) Register. In addition to accepting requests from DMA slaves, the DMA controller also responds to requests that are initiated by software. Software may initiate a DMA service request by setting any bit in the DMA Channel Request Register to a 1. The DMA controller for Channels 0-3 is referred to as "DMA-1" and the controller for Channels 4-7 is referred to as "DMA-2."

Each DMA channel is hardwired to the compatible settings for DMA device size: channels [3:0] are hardwired to 8-bit, count-by-bytes transfers, and channels [7:5] are hardwired to 16-bit, count-by-words (address shifted) transfers. The 440MX provides the timing control and data size translation necessary for the DMA transfer between the memory (DRAM) and the X-bus I/O. ISA-compatible timing is supported.

The 440MX provides 24-bit addressing in compliance with the ISA-compatible specification. Each channel includes a 16-bit ISA-compatible Current Register which holds the 16 least-significant bits of the 24-bit address, an ISA-compatible Page Register that contains the eight next most significant bits of address.

The DMA controller also features an auto-initialization following a DMA termination.

At any time, the 440MX controller is either in master mode or slave mode. In master mode, the DMA controller services a DMA slave request for DMA cycles. ISA masters are not supported. In slave mode, the 440MX monitors both the X-bus and the PCI bus, decoding and responding to I/O read and write commands that address its registers.






Figure 12. Internal DMA Controller

Note that any DMA device (I/O device) always resides on the X-bus, and that the referenced memory is located in system memory. When the 440MX is running a compatible DMA cycle, it drives the MEMR# and MEMW# strobes if the address is less than 16 Mbytes (000000h - FFFFFFh). If the address is greater than 16 Mbytes (1000000h - 7FFFFFFh), the MEMR# or MEMW# strobe are not generated in order to avoid aliasing problems.

Also, during DMA memory read cycles to the PCI bus, the 440MX returns all 1's to the X-bus if the PCI cycle is either target aborted or master aborted.

# 7.6.2.1 DMA Transfer Modes

DMA channels can be programmed for any of three transfer modes: single, block and demand. Each of the active transfer modes can perform three different types of transfers (read, write, or verify). Note that memory-to-memory transfers are not supported.

# 7.6.2.1.1 SINGLE TRANSFER MODE

In single transfer mode, the DMA is programmed to make one transfer only. The byte/word count is decremented and the address decremented or incremented following each transfer. When the byte/word count "rolls over" from zero to FFFFh, a Terminal Count (TC) causes an auto-initialize if the channel has been programmed to do so.

To be recognized, DREQ must be held active until DACK# becomes active. If DREQ is held active throughout a single transfer, the bus is released after the single transfer. With DREQ asserted high, the DMA I/O device re-arbitrates for the bus. Upon winning the bus, another single transfer is performed.



## 7.6.2.1.2 BLOCK TRANSFER MODE

In Block Transfer mode, the DMA is activated by DREQ to continue making transfers during the service until a Terminal Count (TC), caused by a byte/word count going to FFFFh, is encountered. DREQ must be held active only until DACK# becomes active. If the channel has been programmed for it, an autoinitialization occurs at the end of the service. In this mode, it is possible to lock out other devices for a period of time if the transfer count is programmed to a large number.

Note that block mode transfers are not supported with type-F DMA.

## 7.6.2.1.3 DEMAND TRANSFER MODE

In Demand Transfer mode, the DMA channel is programmed to continue making transfers until a TC is encountered, or until the DMA I/O device releases DREQ. Thus, transfers may continue until the I/O device has exhausted its data capacity. After the I/O device catches up, the DMA service is re-established when the DMA I/O device reasserts the channel's DREQ. During the time between services when the system is allowed to operate, the intermediate values of address and byte/word counts are stored in the DMA controller Current Address and Current Byte/Word Count Registers. A TC can cause an autoinitialize at the end of the service, if the channel has been programmed for it.

#### 7.6.2.1.4 CASCADE MODE

Cascade mode is not supported.

## 7.6.2.2 DMA Transfer Types

Each of the three active transfer modes (Single, Block, or Demand) can perform three different types of transfers: Read, Write and Verify.

## 7.6.2.2.1 READ TRANSFERS

Read transfers move data from the system DRAM to an X-bus I/O device. The 440MX activates the IOW# command and the appropriate DRAM memory control signals to indicate a memory read. When the cycle involves DRAM, the PCI read transaction is initiated as soon as the DMA address is valid.

# 7.6.2.2.2 WRITE TRANSFERS

Write transfers move data from an I/O device to memory located in system DRAM. For transfers using compatible timing, the PCI transfer is initiated after the data is valid on the X-bus. The DMA device (I/O device) is an 8-bit device located on the X-bus.

## 7.6.2.2.3 VERIFY TRANSFER

Verify transfers are pseudo transfers. The DMA controller generates these addresses as in normal read or write transfers. However, the 440MX does not activate the X-bus I/O control lines. Only the DACK# lines go active. The 440MX asserts the appropriate DACK# signal for nine SYSCLKs. If Verify transfers are repeated during Block or Demand DMA requests, each additional pseudo transfer adds eight SYSCLKs. The DACK# lines are not toggled for repeated transfers.



## 7.6.2.3 DMA Timings

ISA-compatible timing is provided for DMA slave devices that reside on the X-bus.

#### 7.6.2.3.1 DMA BUFFER FOR COMPATIBLE TRANSFERS

The DMA buffer is a 4-byte buffer that is used to reduce the PCI utilization resulting from DMA transfers by X-bus devices.

When the DMA buffer contains data read from a PCI slave that is destined to be transferred to a DMA slave, it is in the "read state." Data is discarded when there is a change in X-bus ownership as indicated by any DACK# signal going inactive.

When the DMA buffer contains data from an X-bus DMA slave that is to be written to a PCI slave, it is in the "write state". The 4-byte buffer is flushed when it becomes full. The buffer is also flushed whenever there is a change in X-bus ownership as indicated by any DACK# signal going inactive. A subsequent DMA cycle will be delayed until the flush is complete.

Once the buffer is scheduled to be flushed to PCI, any PCI master read cycle to the South Bridge/Cluster, X-bus or IDE is retried by the South Bridge/Cluster (writes must not be retried or a "livelock" condition occurs). Reads are retried because PCI masters cannot be allowed to observe the state changes in devices connected to the X-bus or in the DMA controller itself resulting from the DMA transfer until the data from that DMA transfer is visible in system memory.

## 7.6.2.3.2 DREQ AND DACK# LATENCY CONTROL

The 440MX DMA arbiter maintains a minimum DREQ-to-DACK# latency on all DMA channels when programmed in compatible mode. This is to support older devices such as the 8272A. The DREQs are delayed by eight SYSCLKs prior to being seen by the arbiter logic. This delay guarantees a minimum 1  $\mu$ s DREQ-to-DACK# latency. Software requests do not have this minimum request to DACK# latency.

## 7.6.2.4 X-bus / DMA Arbitration

The X-bus arbiter evaluates requests for the X-bus coming from three different sources. PCI masters have default ownership of the X-bus, while the DMA unit may request access to the X-bus through the 440MX arbiter. The DMA unit provides a preliminary layer of arbitration for requests from DMA channels.

PCI master cycles have default priority over the 440MX arbiter. The 440MX's X-bus arbiter uses a simple two-way rotating priority arbitration method. The 440MX arbitrates for X-bus control through the internal PCI PHOLD# / PHLDA# protocol when a DMA request is pending.

If the 440MX performs a PCI transaction as a master on behalf of the DMA controller and that transaction is terminated with a retry, the 440MX reissues the transaction without de-asserting the internal PHOLD#. (PHOLD# cannot be de-asserted without creating a deadlock situation.)

Devices are serviced according to their rotation position, independent of the order in which they assert a bus request. This arbitration normally rotates priority after either agent is granted the bus.



## 7.6.2.4.1 CHANNEL PRIORITY

For priority resolution the DMA consists of two logical channel groups: DMA-1 = Channels 0-3, and DMA-2 = Channels 4-7 (see Figure 12 in Section 7.6.2). Each group may be in either fixed or rotate mode, as determined by the DMA Command Register.

The source (DREQx) of the DMA request is transparent to the final priority resolution logic. A generic request from the DMA is sent to the X-bus Arbiter. DMA I/O slaves normally assert their DREQ line to arbitrate for DMA service. However, a software request for DMA service can be presented through each channel's DMA Request Register. A software request is subject to the same prioritization as any hardware request. Please see Section 7.6.2 for Request Register programming details.

## 7.6.2.4.1.1 Fixed Priority

The initial fixed priority structure is as follows:

High priority.....Low priority

(0, 1, 2, 3) 5, 6, 7

The fixed priority ordering is 0, 1, 2, 3, 5, 6, and 7. In this scheme, Channel 0 has the highest priority, and Channel 7 has the lowest priority. Channels [3:0] of DMA-1 assume the priority position of Channel 4 in DMA-2, thus taking priority over Channels 5, 6, and 7 (see Figure 13).




Figure 13. X-Bus Arbiter with DMA in Fixed Priority (2-way rotation)

# 7.6.2.4.1.2 Rotating Priority

Rotation allows for "fairness" in priority resolution. The priority chain rotates so that the last channel serviced is assigned the lowest priority in the channel group (0-3, 5-7).

Channels 0-3 rotate as a group of four. They are always placed between Channel 5 and Channel 7 in the priority list.

Channels 5-7 rotate as part of a group of four. That is, Channels 5-7 form the first three positions in the rotation, while channel group (0-3) comprises the fourth position in the arbitration (see Figure 14).

Table 57 demonstrates rotation priority.






Figure 14. X-Bus Arbiter with DMA in Rotating Priority

**Table 57. Rotating Priority Example** 

Programmed Mode	Action	Priority HighLow
Group (0-3) is in rotation mode	1) Initial Setting	(0, 1, 2, 3), 5, 6, 7
Group (4-7) is in fixed mode.	2) After servicing channel 2	(3, 0, 1, 2), 5, 6, 7
	3) After servicing channel 3	(0, 1, 2, 3), 5, 6, 7
Group (0-3) is in rotation mode	1) Initial Setting	(0, 1, 2, 3), 5, 6, 7
Group (4-7) is in rotation mode	2) After servicing channel 0*	5, 6, 7, (1, 2, 3, 0)
	3) After servicing channel 5	6, 7, (1, 2, 3, 0), 5
	4) After servicing channel 6	7, (1, 2, 3, 0), 5, 6
	5) After servicing channel 7	(1, 2, 3, 0), 5, 6, 7

## Note

## 7.6.2.4.2 ARBITRATION DURING NON-MASKABLE INTERRUPTS

If a non-maskable interrupt (NMI) is pending, then the DMA controller is bypassed each time it comes up for rotation. This gives the CPU the bus bandwidth it requires to process the interrupt as fast as possible.

# 7.6.2.5 Register Functionality

DMA Channel 4 is used to cascade the two DMA controllers together and should not be programmed for any mode other than cascade. The DMA Channel Mode Register for channel 4 defaults to cascade mode. Special attention should also be taken when programming the Command and Mask Registers as related to Channel 4.

<sup>\*</sup>The first servicing of Channel 0 caused double rotation.



## 7.6.2.5.1 ADDRESS COMPATIBILITY MODE

Whenever the DMA is operating, addresses do not increment or decrement through the High and Low Page Registers. This is compatible with the 82C37 and Page Register implementation used in the PC-AT. This mode is set after CPURST# is valid.

## 7.6.2.5.2 SUMMARY OF DMA TRANSFER SIZES

Table 58 lists each of the DMA device transfer sizes. The column labeled "Current Byte/Word Count Register" indicates that the register contents represent either the number of bytes to transfer or the number of 16-bit words to transfer. The column labeled "Current Address Increment/Decrement" indicates the number added to or taken from the Current Address Register after each DMA transfer cycle. The DMA Channel Mode Register determines if the Current Address Register will be incremented or decremented.

Table 58. DMA Transfer Size

DMA Device Date Size and Word Count	Current Byte/Word Count Register	Current Address Increment/Decrement
8-Bit I/O, Count By Bytes	Bytes	1
16-Bit I/O, Count By Words (Address Shifted)	Words	1

## 7.6.2.5.3 ADDRESS SHIFTING WHEN PROGRAMMED FOR 16-BIT I/O COUNT BY WORDS

The 440MX maintains compatibility with the DMA implementation in the PC-AT, which used the 82C37. The DMA shifts the addresses for transfers to/from a 16-bit device count-by-words. Note that the least significant bit of the Low Page Register is dropped in 16-bit shifted mode. When programming the Current Address Register when the DMA channel is in this mode, the Current Address must be programmed to an even address with the address value shifted right by one bit. Table 59 shows the address shifting for 16-bit I/O DMA transfers.

Table 59. Address Shifting in 16-bit I/O DMA Transfers

Output Address	8-Bit I/O Programmed Address (Ch 0-3)	16-Bit I/O Programmed Address (Ch 5-7) (Shifted)
A0	A0	0
HA[16:1]	HA[16:1]	HA[15:0]
HA[23:17]	HA[23:17]	HA[23:17]

## Note:

The least significant bit of the Page Register is dropped in 16-bit shifted mode.

## 7.6.2.5.4 AUTOINITIALIZE

By programming a bit in the DMA Channel Mode Register, a channel may be set up as an Autoinitialize channel. When a channel undergoes autoinitialization, the original values of the Current Page, Current Address and Current Byte/Word Count Registers are automatically restored from the Base Page, Address, and Byte/Word Count Registers of that channel following TC. The Base Registers are loaded simultaneously

# intel

#### 82443MX PCIset

with the Current Registers by the microprocessor when the DMA channel is programmed and remain unchanged throughout the DMA service. The mask bit is not set when the channel is in Autoinitialize. Following Autoinitialize, the channel is ready to perform another DMA service, without CPU intervention, as soon as a valid DREQ is detected.

## 7.6.2.6 Software Commands

The three additional special software commands that can be executed by the DMA controller are:

- Clear Byte Pointer Flip- Flop
- Master Clear
- Clear Mask Register

These software commands do not depend on any specific bit pattern on the data bus.

#### 7.6.2.6.1 CLEAR BYTE POINTER FLIP-FLOP

This command is executed prior to writing or reading new address or word count information to/from the DMA controller. This initializes the flip-flop to a known state so that subsequent accesses to register contents by the microprocessor will address upper and lower bytes in the correct sequence.

When the host CPU is reading or writing DMA registers, two byte-pointer flip-flops are used; one for channels 0-3 and one for channels 4-7. Both of these act independently and each is cleared by separate software commands (0Ch for channels 0-3, 0D8h for channels 4-7).

## 7.6.2.6.2 DMA MASTER CLEAR

This software instruction has the same effect as a hardware reset. The Command, Status, Request, and Internal First/Last Flip-Flop Registers are cleared and the Mask Register is set. The DMA controller enters the idle cycle.

The two independent master clear commands are:

- 0Dh acts on Channels 0-3
- 0DAh acts on Channels 4-7

## 7.6.2.6.3 CLEAR MASK REGISTER

This command clears the mask bits of all four channels, enabling them to accept DMA requests. I/O port 00Eh is used for channels 0-3 and I/O port 0DCh is used for channels 4-7.

# 7.6.2.7 Terminal Count Summary

Table 60 summarizes the events that occur as a result of a terminal count when running DMA in various modes.



**Table 60. Terminal Count Summary** 

Condition				
AUTOINIT	No		Yes	
Event				
Word Counter Expired	Yes	X	Yes	Х
Result				
Status TC	Set	Set	Set	Set
Mask	Set	Set	_	_
SW Request	Clr	Clr	Clr	Clr
Current Register		_	Load	Load

### Notes:

Load = Load current from base

"---" = No change

X = Don't care

Clr = Clear

# 7.6.2.8 X-bus Refresh Cycles

The 440MX does not support any memory device on the X-bus, hence it does not support or run any refresh cycles on the X-bus.

# 7.7 PCI DMA

## 7.7.1 OVERVIEW

The 440MX supports two types of PCI DMA protocols: PC/PCI and distributed DMA. These protocols are completely distinct and are used for different types of peripherals.

# 7.7.1.1 PC/PCI DMA

This scheme uses dedicated REQUEST and GRANT signals to permit PCI devices to request transfers associated with specific DMA channels. Upon receiving a request and getting control of the PCI bus, the 440MX performs a two-cycle transfer. For example, if data is to be moved from the peripheral to main memory, the 440MX first reads the data from the peripheral and then writes it to main memory. The location in main memory is the same as in the 8237Current Address Registers.

The 440MX supports one PC/PCI REQ/GNT pair. REQUEST and GRANT pairs used as expansion (bus master) signals are not supported. REQUEST and GRANT pairs dedicated to a specific ISA DMA channel (called non-expansion mode) are not supported.



# 7.7.1.2 Distributed DMA

Distributed DMA is a more recent scheme that has been implemented in a number of peripherals from other companies. It is based on a state machine that monitors CPU accesses to the 8237. If the accesses are associated with DMA channels that are "distributed" (in some PCI peripheral), then the state machine collects or distributes the data before letting the CPU complete its accesses. Therefore, the CPU is accessing registers that are not located in the 440MX.

# 7.7.2 CONFIGURATION

A 16-bit Configuration Register is included in Function 0 configuration space at Offset 90h. This register is divided into seven 2-bit fields that are used to configure the seven DMA channels. The remaining two bits are reserved.

Each DMA channel can be configured to one of the following three options:

- Standard X-bus DMA using the standard X-bus DREQ/DACK# signals (00)
- PC/PCI style DMA using the REQ/GNT signals (01)
- Distributed DMA (10)

It is not possible for a particular DMA channel to be configured for more than one type of DMA, however the seven channels can be programmed independently. For example, Channel 3 can be configured for PC/PCI and Channel 5 can be configured for Distributed DMA.

Additional configuration is required separately for the PC/PCI and Distributed DMA functions.

The 440MX does not support the PC/PCI non-expansion mode.

# 7.7.3 PC/PCI

### 7.7.3.1 Overview

The 440MX supports one pair of PC/PCI REQA#/GNTA#. The 440MX does not support PCI bus master expansion.

# 7.7.3.2 Additional Configuration

After the appropriate bits are set in Register 90h, the 440MX decodes the incoming requests on the REQ[A]# signal. However, if the corresponding REQ#/GNT# signals are configured as general-purpose inputs (see Register B0 in Function 0), then the serial requests are never decoded.

## 7.7.3.3 PC/PCI Expansion Protocol

The PCI expansion agent must support the PCI expansion Channel Passing Protocol for both the REQ# and GNT# pins as shown in Figure 15.






Figure 15. DMA Serial Channel Passing Protocol

The requesting device must encode the channel request information as shown above, where CH0–CH7 are one clock active high states representing DMA channel requests 0–7.

The 440MX encodes the granted channel on the GNT# line as shown above, where the bits have the same meaning as shown in Figure 15. For example, the sequence [start, bit 0, bit 1, bit 2]=[0,1,0,0] grants DMA channel 1 to the requesting device, and the sequence [start, bit 0, bit 1, bit 2]=[0,0,1,1] grants DMA channel 6 to the requesting device.

All PCI DMA expansion agents must use the Channel Passing protocol as described, and must function according to one of the following three cases:

- 1. If a PCI DMA expansion agent has more than one request active, it must resend the request serial protocol after one of the requests has been granted the bus and it has completed its transfer. The expansion device should drive its REQ# inactive for two clocks and then transmit the serial channel passing protocol again, even if there are no new requests from the PCI expansion agent to the 440MX. For example: If a PCI expansion agent has active requests for DMA channel 1 and channel 5, it passes this information to the 440MX through the expansion channel passing protocol. If after receiving GNT# (assume for CH5) and having the device finish its transfer (device stops driving request to PCI expansion agent) it then must re-transmit the expansion channel passing protocol to inform the 440MX that DMA Channel 1 is still requesting the bus, even if that is the only request the expansion device has pending.
- If a PCI DMA expansion agent has a request go inactive before the 440MX asserts GNT#, it must resend the expansion channel passing protocol to update the 440MX with this new request information. For example: If a PCI expansion agent has DMA Channel 1 and 2 requests pending it sends them serially to the 440MX using the expansion channel passing protocol. If, however, DMA channel 1 goes inactive into the expansion agent before the expansion agent receives a GNT# from the 440MX, the expansion agent MUST pull its REQ# line high for one clock and resend the expansion channel passing information with only DMA Channel 2 active. Note that the 440MX does not do anything special in this case because DREQ# going inactive before DACK# is received is not allowed in the ISA DMA protocol and, therefore, does not need to work properly in this protocol either. This requirement is needed to support Plug-n-Play ISA devices that toggle DREQ# lines to determine if those lines are free in the system.
- 3. If a PCI expansion agent has sent its serial request information and receives a new DMA request before receiving GNT# the agent must resend the serial request with the new request active. For example: If a PCI expansion agent has already passed requests for DMA Channels 1 and 2 and sees DMA Channel 3 active before GNT# is received, the device must pull its REQ# line high for one clock and resend the expansion channel passing information with all three channels active.



These three cases require the following PCI DMA expansion device functionality:

- Drive REQ# inactive for one clock to signal new request information.
- Drive REQ# inactive for two clocks to signal that a request that had been granted to the bus has gone
  inactive.
- The REQ# and GNT# state machines must run independently and concurrently (i.e., GNT# could be received while in the middle of sending a serial REQ#, or GNT# could be active while REQ# is inactive).

#### NOTE:

GNT# is associated with a RETRY'd cycle. The 440MX does not start FRAME# until the encoded GNT# has been completely sent.

# 7.7.3.4 PC/PCI Expansion Cycles

The 440MX supports the Mobile PC/PCI DMA Protocol for the following four types of cycles: Memory-to-I/O, I/O-to-Memory, Verify, and ISA Master cycles. ISA Masters are supported through the use of a DMA channel that has been programmed for cascade mode. Single Transfer Mode is implicitly supported as the case where the DMA controller negates the DACK#/GNT# signal after one transfer has been completed or the DMA controller toggles DACK# after every transfer. Single transfer mode does not require the requesting device to negate DREQ# after a cycle has completed. Therefore, a PCI DMA agent that uses this mode must also sample the GNT# signal and remove DACK# to the I/O DMA device when GNT# goes inactive.

The DMA controller performs a two-cycle transfer (a load followed by a store), as opposed to the ISA "fly-by" cycle for PC/PCI DMA agents. The memory portion of the cycle generates a PCI memory read or memory write bus cycle, with its address representing the selected memory.

The I/O portion of the DMA cycle generates a PCI I/O cycle to one of four I/O addresses (see Table 61). Note that these cycles must be qualified by an active GNT# signal to the requesting device.

DMA Cycle Type	DMA I/O Address	TC (A2)	PCI Cycle Type
Normal	00h	0	I/O Read/Write
Normal TC	04h	1	I/O Read/Write
Verify	0C0h	0	I/O Read
Verify TC	0C4h	1	I/O Read

Table 61. DMA Cycle vs. I/O Address

For PCI DMA cycles, the I/O address indicates the current DMA cycle type (whether it is a normal or a verify cycle, and if this is the last transfer of the buffer). Note that the A2 address line is encoded as the terminal count signal for PCI cycles; A2 asserted during a PCI I/O cycle indicates the last transfer in the current DMA buffer. To ensure that non-Mobile PC/PCI compliant PCI I/O devices do not confuse Mobile PC/PCI DMA cycles for normal I/O cycles, the addresses used by the PCI DMA cycles correspond to the slave addresses of the Mobile PC/PCI DMA controller.

All PCI DMA I/O ports must be Dword-aligned and can be either byte or word in size. This means that any PCI DMA I/O port must always be connected to the lower data lines of the PCI data bus (see Table 62).

The byte enables also reflect this during the I/O portion of a PCI DMA cycle. Table 63 illustrates the byte enable state for any given PCI DMA cycle.



### Table 62, PCI Data Bus vs. DMA I/O Port Size

PCI DMA I/O Port Size	PCI Data Bus Connection	
Byte	AD[7:0]	
Word	AD[15:0]	

## Table 63. DMA I/O Cycle Width vs. BE[3:0]#

BE[3:0]#	DMA I/O Cycle Width	
1110b	8 bits	
1100b	16 bits	

#### Note:

For verify cycles, the value of the Byte Enables (BE#s) is a "don't care."

Every DMA device (including Secondary Bus Arbiters) must recognize a valid signal on its GNT# combined with the DMA I/O address as its command authorization to initiate a DMA access cycle. the 440MX is required to assert the DMA I/O device's GNT# signal until the data phase of the I/O portion of the DMA transfer.

## 7.7.4 DSTRIBUTED DMA

# **7.7.4.1** Overview

The Distributed DMA scheme is based on the concept that the registers associated with individual DMA can physically reside outside of the 440MX, specifically on other PCI devices. The Distributed DMA logic in the 440MX is only used when the CPU performs accesses to the 8237 registers — data movement is the responsibility of the peripheral.

Separate algorithms are followed depending whether the CPU attempts a read cycle or write cycle. Each is covered separately. The 440MX is able to determine if a particular DMA channel is "distributed" based on the PCI configuration space.

# 7.7.4.2 Additional Configuration

The 440MX contains two registers to indicate the I/O locations for the relocated DMA registers for the DDMA peripherals. The first register indicates the offset of the registers associated with DMA channels 0-3. The second indicates the offset of the registers associated with DMA Channels 5-7. Channel 4 is assumed to be unavailable, The pointers require that the registers for Channels 0 and 5 start on a 64-byte boundary. Channels 1 and 6 appear 16 bytes above 0 and 5. Channels 2 and 7 appear 32 bytes above Channels 0 and 5. Channel 3 appears 48 bytes above Channel 0.

The BIOS or other configuration software is responsible for programming the DDMA peripherals to the corresponding locations.

During ALT ACCESS mode, the write-only registers become readable, and the read-only registers become writeable. This allows a mobile BIOS to save and restore the state of the DMA controller for proper resumption from SUSPEND. It is assumed that during ALT ACCESS mode read and write cycles, the DDMA logic is not used.



# 7.7.4.3 Read/Write Cycle Protocols

For read cycles on the PCI bus that correspond to distributed DMA channels, the 440MX performs the following algorithm:

- 1. The 440MX issues a PCI retry to terminate this cycle.
- The 440MX requests the PCI bus. Upon being granted access to the bus, the 440MX performs one or more read cycles to the 8237 and/or the peripherals. The I/O location of the read cycle is calculated based on several parameters: the DDMA Base Pointer Registers in the PCI Configuration space, the DMA channel number (0-3, 5-7), and the register location (0h-Fh).
- The 440MX uses the data obtained via the read cycles (along with the value in the 8237) to construct the proper data value.
- 4. When the CPU retries the cycle, the 440MX responds with the proper data value.

For write cycles on the PCI bus that correspond to distributed DMA channels, the 440MX performs the following algorithm:

- 1. The 440MX issues a PCI retry to terminate this cycle.
- The 440MX requests the PCI bus. Upon being granted access to the bus, the 440MX performs one or more write cycles to the 8237 and/or the peripherals. The I/O location of the write cycle is calculated based on several parameters: the DDMA Base Pointer Registers in the PCI Configuration space, the DMA channel number (0-3, 5-7), and the register location (0h-Fh).
- 3. The 440MX uses the data obtained via the CPU's original write cycles to determine the proper values to write to the peripherals and to the 8237.
- 4. When the CPU retries the cycle, the 440MX allows it to complete normally.

Table 64 specifies the number of read cycles (and merging format) and the number of write cycles (and data format) for each of the 8237 registers.



Table 64. 8237 Registers and DDMA Function

Register	Algorithm			
Base Address	Since each DMA channel has a separate X-bus address for the Base Address Register, the 440MX must perform one 16-bit write cycle via PCI. The data value originally written by the CPU is written to the peripheral.			
	For DMA Channels 0-3, the 8237 Base Address Registers are mapped to ISA 0000h, 0002h, 0004h, and 0006h. For DMA Channels 5-7, the 8237 Base Address Registers are mapped to ISA 00C4h, 00C8h, and 00CCh. Channel 4 is always assumed to be inside the 440MX.			
	Since the 8237 does not permit read accesses to the Base Address Registers the DDMA does not need to permit them.			
	For power-management purposes, the 440MX permits reading these registers via the Alt Access Mode.			
Base Word Count	Since each DMA channel has a separate X-bus address for the Base Word Count Register, the 440MX must perform one 16-bit write cycle via PCI. The data value originally written by the CPU is written to the peripheral.			
	For DMA Channels 0-3, the 8237 Base Word Count Registers are mapped to ISA 0001h, 0003h, 0005h, and 0007h. For DMA Channels 5-7, the 8237 Base Word Count Registers are mapped to ISA 00C6h, 00CAh, and 00CEh. Channel 4 is always assumed to be inside the 440MX.			
	Since the 8237 does not permit read accesses to the Base Word Count Registers, the DDMA does not need to permit them.			
	For power-management purposes, the 440MX permits reading these registers via the Alt Access Mode.			
Page	Since each DMA channel has a separate X-bus address for the Page Register, the 440MX must perform one 16-bit read or write cycle via PCI. The data value originally written by the CPU is written to the peripheral.			
	For DMA Channels 0-3, the 8237 Page Registers are mapped to ISA 0087h, 0083h, 0081h, and 0082h. For DMA Channels 5-7, the 8237 Page Registers are mapped to ISA 008Bh, 0089h, and 008Ah. Channel 4 is always assumed to be inside the 440MX.			
Current Address	Since each DMA channel has a separate X-Bus address for the Current Address Register, the 440MX performs one 16-bit read cycle via PCI.			
	For DMA Channels 0-3, the 8237 Current Address Registers are mapped to ISA 0000h, 0002h, 0004h, and 0006h. For DMA Channels 5-7, the 8237 Current Address Registers are mapped to 00C4, 00C8, and 00CCh.			
Current Word Count	Since each DMA channel has a separate ISA address for the Current Address Register, the 440MX performs one 16-bit read cycle via PCI.			
	For DMA Channels 0-3, the 8237 Current Word Count Registers are mapped to ISA 0001h, 0003h, 0005h, and 0007h. For DMA Channels 5-7, the 8237 Current Word Count Registers are mapped to 00C6, 00CA, and 00Ceh.			



Register	Algorithm			
Temporary Address	Since the 8237 does not permit read accesses to the Base Address Register, the DDMA does not need to perform them.			
	For power-management purposes, the 440MX permits reading this register via the Alt Access Mode.			
Temporary Word Count	Since the 8237 does not permit read accesses to the Base Address Register, the DDMA does not need to perform them.			
	For power-management purposes, the 440MX permits reading this register via the Alt Access Mode.			
Status	The Status Register (one for each 8237) reports the TC status and DMA request status for the four channels associated with each 8237.			
	For DMA Channels 0-3, the 8237 Status Register is mapped to ISA 0008h. The 440MX must perform up to four read cycles.			
	For DMA Channels 5-7, the 8237 Status Register is mapped to ISA 00D0h. The 440MX must perform up to three read cycles. Channel 4 is always assumed to be inside the 440MX.			
	For read cycles, the 440MX assembles the Status Register as follows:			
	Bits 0 and 4 from Channel 0 (or Channel 4 if from the 2nd 8237) Bits 1 and 5 from Channel 1 (or Channel 5 if from the 2nd 8237) Bits 2 and 6 from Channel 2 (or Channel 6 if from the 2nd 8237) Bits 3 and 7 from Channel 3 (or Channel 7 if from the 2nd 8237)			
Command	The Command Register sets various configuration options.			
	For DMA Channels 0-3, the 8237 Command Register is mapped to ISA 0008h. The 440MX must perform up to four write cycles.			
	For DMA Channels 5-7, the 8237 Command Register is mapped to ISA 00D0h. The 440MX must perform up to three write cycles. Channel 4 is always assumed to be inside the 440MX.			
	During write cycles, the 440MX copies the CPU's write value to all distributed channels.			
Temporary	The distributed DMA protocol does not support memory-to-memory transfers. The distributed DMA logic should let this cycle pass to the 8237 and complete normally.			
Mode	The Mode Register sets various configuration options. Because the low two bits of the Mode Register are used to identify one of the four channels, only one PCI write cycle is required.			
	For DMA Channels 0-3, the 8237 Mode Register is mapped to ISA 000Bh.			
	For DMA Channels 5-7, the 8237 Mode Register is mapped to ISA 00D6h. Channel 4 is always assumed to be inside the 440MX.			
	During write cycles, the 440MX copies the CPU's write value to the distributed channel.			
Single Channel	The Single Channel Mask Register sets or resets the mask of a single channel.  Because the low two bits of the Mode Register are used to identify one of the four			



Register	Algorithm
Mask	channels, only one PCI write cycle is required.
	For DMA Channels 0-3, the 8237 Single Channel Mask Register is mapped to ISA 000Ah.
	For DMA Channels 5-7, the 8237 Single Channel Mask Register is mapped to ISA 00D4h. Channel 4 is always assumed to be inside the 440MX.
	During write cycles, the 440MX copies the CPU's write value to the distributed channel.
Write All Masks	The Multi-Channel Mask Register simultaneously controls the masks for all channels in the 8237.
	For DMA Channels 0-3, the 8237 Write All Masks Register is mapped to ISA 000Fh. The 440MX must perform up to four write cycles.
	For DMA Channels 5-7, the 8237 Command Register is mapped to ISA 00DEh. The 440MX must perform up to three write cycles. Channel 4 is always assumed to be inside the 440MX.
	During write cycles, the 440MX copies the CPU's write value to all distributed channels.
Request	The Request Register allows software to emulate a DMA request. Because the low two bits of the Mode Register are used to identify one of the four channels, only one PCI write cycle is required.
	For DMA Channels 0-3, the 8237 Request Register is mapped to ISA 0009h.
	For DMA Channels 5-7, the 8237 Request Register is mapped to ISA 00D2h. Channel 4 is always assumed to be inside the 440MX.
	During write cycles, the 440MX copies the CPU's write value to the distributed channel.
Software Command: Clear First/Last Flip-Flop	The Clear First/Last Flip-Flop command permits software to deterministically access the low or high bytes of 16-bit fields. Because the peripherals do not need this, this command does not need to be written to the PCI bus.
Software Command:	The Master Clear command resets the DMA controller.
Master Clear	For DMA channels 0-3, the 8237 Master Clear command is mapped to ISA 000Dh. The 440MX must perform up to four write cycles.
	For DMA channels 5-7, the 8237 Status Register is mapped to ISA 00DAh. The 440MX must perform up to three write cycles. Channel 4 is always assumed to be inside the 440MX.
	During write cycles, the 440MX copies the CPU's write value to the distributed channel, although the data value is a "don't care".



Register	Algorithm
Software Command:	The Clear Mask command clears all masks in the DMA controller.
Clear Mask	For DMA Channels 0-3, the 8237 Clear Mask command is mapped to ISA 000Eh. The 440MX must perform up to four write cycles.
	For DMA Channels 5-7, the 8237 Status Register is mapped to ISA 00DCh. The 440MX must perform up to three write cycles. Channel 4 is always assumed to be inside the 440MX.
	During write cycles, the 440MX copies the CPU's write value to the distributed channel, although the data value is a "don't care."

# 7.7.4.4 Calculating the I/O Address

When the 440MX attempts to access a PCI peripheral, it performs I/O read or write cycles. This section describes how to calculate the exact I/O address.

Bits 31-16 are don't care because peripherals ignore these bits for I/O cycles. For the 440MX, these bits are set to 0.

Bits 15-6 are indicated by the Base Pointer in the PCI Config Space for Function 0. The base pointer at Function 0 offset 92h is used for DMA Channels 0-3. The base pointer at Function 0 offset 94h is used for DMA Channels 5-7.

Bits 5-4 are determined by the DMA channel number being accessed as follows:

DMA Channel Number	Bits 5:4	
0	00	
1 or 5	01	
2 or 6	10	
3 or 7	11	

Bits 3-0 are determined by the register being accessed.

# NOTE:

The DDMA peripheral mapping is <u>NOT</u> the same as in the 8237. Table 65 shows the mapping of the 8237 register to the Distributed DMA peripheral.

Table 65. Mapping the 8237 Register to DDMA Peripheral

I/O Address	8237 F/F Status	R/W	8237 Register Name	"Distributed" Cycle I/O Address
0, 2, 4, or 6h, C4, C8, or CCh	0	W	Base Address Register A0-7	Base Pointer + channel # + 0h
0, 2, 4, or 6h, C4, C8, or CCh	0	R	Current Address Register A0-7	Base Pointer + channel # + 0h
0, 2, 4, or 6h, C4, C8, or CCh	1	W	Base Address Register A8-15	Base Pointer + channel # + 1h



I/O Address	8237 F/F Status	R/W	8237 Register Name	"Distributed" Cycle I/O Address
0, 2, 4, or 6h, C4, C8, or CCh	1	R	Current Address Register A8-15	Base Pointer + channel # + 1h
87h, 83, 81, 82h 8B, 89, 8Ah	Х	R/W	Page Register	Base Pointer + channel # + 2h
1, 3, 5, or 7h, C6, CA, CEh	0	W	Base Word Count Register D0-7	Base Pointer + channel # + 4h
1, 3, 5, or 7h, C6, CA, CEh	0	R	Current Word Count Register D0-7	Base Pointer + channel # + 4h
1, 3, 5, or 7h, C6, CA, CEh	1	W	Base Word Count Register D8-15	Base Pointer + channel # + 5h
1, 3, 5, or 7h, C6, CA, CEh	1	R	Current Word Count Register D8-15	Base Pointer + channel # + 5h
08h D0h	Х	W	Command Register	Base Pointer + channel # + 8h
08h D0h	Х	R	Status Register	Base Pointer + channel # + 8h
09h D2h	Х	W	Request Register	Base Pointer + channel # + 9h
0Bh D6h	Х	W	Mode Register	Base Pointer + channel # + Bh
0Dh DAh	Х	W	Master Clear	Base Pointer + channel # + Dh
0Fh DEh	Х	W	Write All Masks Register	Base Pointer + channel # + Fh
Ah D4h	Х	W	Single Channel Mask	See the Single Channel Mask Register comment.
0Eh DCh	Х	W	Clear Mask Register	See the Clear Mask Register comment.

# **Comment: Single Channel Mask Register**

To facilitate peripheral implementation, the Distributed DMA specification does not have the peripherals implement the Single Channel Mask Registers. Instead, a write to the Single Channel Mask Register (which encodes the channel number in the low two bits) causes a write to occur to the Write All Masks Register (which has a separate mask bit for each channel). The Distributed DMA peripheral uses bit 0 in the Write All Masks Register for that particular channel.

Thus, when a write occurs to the Single Channel Mask Register, the 440MX examines the low two data bits to determine the DMA channel number. This causes a write to the peripheral at Base Pointer + channel # + Fh. The data value (bit 0) for that write cycle is determined by data bit 2 of the original CPU write.



## Comment: Clear Mask Register

To facilitate peripheral implementation, the Distributed DMA specification does not have the peripherals implement the Clear Mask command. Instead, a write to the Clear Mask Command Register (which has a don't care data value) causes writes to all the distributed channels associated with that 8237.

Thus, when a write occurs to the Clear Mask Command Register, the 440MX performs up to four writes to the Write All Masks Register (Base Pointer + channel # + Fh) with a data value of 0h.

# 7.7.4.5 Power Management Implications

When the system powers down and resumes, it may need to read and later restore values associated with the DMA controller.

## SYSTEM-LEVEL RESTRICTION:

Peripherals using the distributed DMA protocol with the 440MX must ensure all register values are readable and restorable.

If the system software attempts to read a shared register, and one of the distributed channels is powered down, then an SMI# must be generated to wake up the peripherals. After the read of the register, another SMI# must be generated to again reduce the power.

#### NOTE:

SMI# is caused by the 440MX receiving a master abort (because the slave does not generate a DEVSEL# within the required time). If the P4MA\_EN bit (bit 4) in the GLBL\_EN Register is set, then the master abort causes the SMI#.

## 7.7.4.6 Other Clarifications

If another PCI master attempts to read or write to one of the DMA controller registers, that cycle is retried until the PC DMA protocol completes. This prevents two outstanding requests.

If the 440MX should experience a PCI time-out when attempting to read or write to a peripheral (as part of the distributed DMA protocol), then the normal target abort indicator goes active in the Device Status Register in the PCI configuration space.

### 7.8 Timer

The Timer block integrates one 82C54 timer/counter.

# 7.8.1 COUNTER/TIMERS

The 440MX contains three counters that are equivalent to those found in the 82C54 programmable interval timer (see Table 66). The three counters are contained in one timer unit, referred to as Timer-1. Each counter output provides a key system function. Counter 0 is connected to interrupt controller IRQ0 and provides a system timer interrupt for a time-of-day, diskette time-out, or other system timing functions. Counter 1 generates a refresh request signal and Counter 2 generates the tone for the speaker. The 14.31818 MHz counters normally use OSC as a clock source.

Full details of this counter can be found in the 82C54 Data Sheet.



**Table 66. Interval Timer Functions** 

Counter	Function	Description
Counter 0 - System Timer	Gate	Always On
	Clock In	1.193 MHz (OSC divide down)
	Out	INT-1 IRQ0
Counter 1 - Refresh Request	Gate	Always On
	Clock In	1.193 MHz (OSC Divide down)
	Out	Refresh Request
Counter 2 - Speaker Tone	Gate	Programmable - Port 61h
	Clock In	1.193 MHz (OSC Divide down)
	Out	Speaker

# 7.8.1.1 Counter 0, System Timer

This counter functions as the system timer by controlling the state of IRQ0 and is typically programmed for Mode 3 operation. The counter produces a square wave with a period equal to the product of the counter period (838 ns) and the initial count value. The counter loads the initial count value one counter period after software writes the count value to the counter I/O address. The counter initially asserts IRQ0 and decrements the count value by two each counter period. The counter negates IRQ0 when the count value reaches 0. It then reloads the initial count value and again decrements the initial count value by two each counter period. The counter then asserts IRQ0 when the count value reaches 0, reloads the initial count value, and repeats the cycle, alternately asserting and negating IRQ0.

## 7.8.1.2 Counter 1, Refresh Request Signal

This counter provides the refresh request signal and is typically programmed for Mode 2 operation. The counter negates the refresh request for one counter period (838 ns) during each count cycle. The initial count value is loaded one counter period after being written to the counter I/O address. The counter initially asserts the refresh request, and negates it for 1 counter period when the count value reaches 1. The counter then asserts the refresh request and continues counting from the initial count value.

# 7.8.1.3 Counter 2, Speaker Tone

This counter provides the speaker tone and is typically programmed for Mode 3 operation. The counter provides a speaker frequency equal to the counter clock frequency (1.193 MHz) divided by the initial count value. The speaker must be enabled by a write to port 061h (see NMI Status and Control ports).

## 7.8.2 INTERVAL TIMER ADDRESS MAP

Table 67. Interval Timer Counters I/O Address Map

I/O Address	Register Description
_	



040h	System Timer (Counter 0)
041h	Refresh Request (Counter 1)
042h	Speaker Tone (Counter 2)
043h	Control Word Register

# 7.8.3 PROGRAMMING THE INTERVAL TIMER

The counters/timers are programmed by I/O accesses and are addressed as though they are contained in one 82C54 interval timer. The interval timer is an I/O-mapped device. A single Control Word Register controls the operation of all three counters. This section describes the several commands available for programming the interval timer.

The Control Word command specifies the following:

- Counter to read or write
- · Operating mode
- Count format (binary or BCD)

The Counter Latch Command latches the current count so that it can be read by the system. The countdown process continues.

The Read Back Command reads the count value, programmed mode, the current state of the OUT pins, and the state of the Null Count Flag of the selected counter.

The Read/Write Logic selects the Control Word Register during an I/O write when address lines HA[1:0]=11. This condition occurs during an I/O write to port address 043h, the address for the Control Word Register on Timer 1. If the CPU writes to port 043h, the data is stored in the Control Word Register and is interpreted as the Control Word used to define the operation of the counters.

The Control Word Register is write-only. Counter status information is available with the Read Back command.

Table 68 lists the six operating modes for the interval counters.



**Table 68. Counter Operating Modes** 

Mode	Function		
0	Out signal on end of count (=0)		
1	Hardware retriggerable one-shot		
2	Rate generator (divide by n counter)		
3	Square wave output		
4	Software triggered strobe		
5	Hardware triggered strobe		

Because the timer counters wake up in an unknown state after power up, multiple refresh requests may be queued. To avoid possible multiple refresh cycles after power up, program the timer counter immediately after power up.

# 7.8.3.1 Write Operations

To program the interval timer follow this simple procedure:

- 1. Write a control word.
- 2. Write an initial count for each counter.
- 3. Load the least and/or most significant bytes (as required by Control Word bits 5, 4) of the 16-bit counter.

The programming procedure for the 440MX timer is very flexible. Only two conventions need to be observed. First, for each counter, the control word must be written before the initial count is written. Second, the initial count must follow the count format specified in the control word (least significant byte only, most significant byte only, or least significant byte and then most significant byte).

Since the Control Word Register and the three counters have separate addresses (selected by the A1, A0 inputs), and each control word specifies the counter it applies to (SC0, SC1 bits), no special instruction sequence is required. Any programming sequence that follows the conventions above is acceptable.

A new initial count may be written to a counter at any time without affecting the counter's programmed mode. Counting is affected as described in the mode definitions. The new count must follow the programmed count format.

If a counter is programmed to read/write two-byte counts, the following precaution applies: A program must not transfer control between writing the first and second byte to another routine that also writes to that same counter. Otherwise, the counter is loaded with an incorrect count.

## 7.8.3.2 Interval Timer Control Word Format

The control word specifies the counter, the operating mode, the order and size of the count value, and whether it counts down in a 16-bit or binary-coded decimal (BCD) format. After writing the control word, a new count may be written at any time. The new value takes effect according to the programmed mode.



If a counter is programmed to read/write two-byte counts, the following precaution applies: A program must not transfer control between writing the first and second byte to another routine that also writes into that same counter. Otherwise, the counter is loaded with an incorrect count. The count must always be completely loaded with both bytes.

## 7.8.3.2.1 READ OPERATIONS

The 440MX timer unit allows the value of a counter to be read without disturbing the count in progress.

The following sections describe the three possible methods for reading the counters: a simple read operation, the Counter Latch Command, and the Read-Back Command.

### 7.8.3.2.2 COUNTER I/O PORT READ

This method performs a simple read operation. To read the counter, which is selected with the A1, A0 inputs (port 040h, 041h, or 042h), the CLK input of the selected counter must be inhibited by using either the GATE input or external logic. Otherwise, the count may be in the process of changing when it is read, giving an undefined result. When reading the count value directly, follow the format programmed in the Control Register: read LSB, read MSB, or read LSB then MSB. Within the 440MX timer unit, the GATE input on Counter 0 and Counter 1 is tied high. Therefore, the direct register read should not be used on these two counters. The GATE input of Counter 2 is controlled through I/O port 061h. If the GATE is disabled through this register, direct I/O reads of port 042h return the current count value.

### 7.8.3.3 Counter Latch Command

The Counter Latch Command latches the count when the command is received. This command is used to ensure that the count read from the counter is accurate (particularly when reading a two-byte count). The count value is then read from each counter's Count Register as was programmed by the Control Register.

The selected counter's output latch (OL) latches the count at the time the Counter Latch command is received. This count is held in the latch until it is read by the CPU (or until the Counter is reprogrammed). The count is then unlatched automatically and the OL returns to "following" the counting element (CE). This allows the counters' contents to be read "on the fly" without affecting the count in progress. Multiple Counter Latch commands may be used to latch more than one counter. Each latched counter's OL holds its count until it is read. Counter Latch commands do not affect the programmed mode of the counter in any way. The Counter Latch command can be used for each counter in the 440MX timer unit.

If a Counter is latched and then, some time later, latched again before the count is read, the second Counter Latch command is ignored. The count read is the count at the time the first Counter Latch command was issued

With either method, the count must be read according to the programmed format; specifically, if the counter is programmed for two-byte counts, two bytes must be read. The two bytes do not have to be read one right after the other. Read, write, or programming operations for other counters may be inserted between them.

Another feature of the 440MX timer is that reads and writes of the same counter may be interleaved. For example, if the Counter is programmed for two-byte counts, the following sequence is valid:



- Read least significant byte.
- 2. Write new least significant byte.
- 3. Read most significant byte.
- 4. Write new most significant byte.

If a counter is programmed to read/write two-byte counts, a program must not transfer control between reading the first and second byte to another routine that also reads from that same counter. Otherwise, an incorrect count is read.

## 7.8.3.3.1 READ BACK COMMAND

The Read Back command determines the count value, programmed mode, and current states of the OUT pin and Null Count flag of the selected counter or counters. The Read Back command is written to the Control Word Register, which causes the current states of the above mentioned variables to be latched. The value of the counter and its status may then be read by I/O access to the counter address.

The Read Back command may be used to latch multiple counter output latches (OL) by setting the COUNT# bit D5=0 and selecting the desired counter(s). This single command is functionally equivalent to several counter latch commands, one for each counter latched. Each counter's latched count is held until it is read (or the counter is reprogrammed). Once read, a counter is automatically unlatched. The other counters remain latched until they are read. If multiple count Read Back commands are issued to the same counter without reading the count, all but the first are ignored (i.e., the count that is read is the count at the time the first Read Back command was issued).

The Read Back command may also be used to latch status information of selected counter(s) by setting STATUS# bit D4=0. The status must be latched to be read. The status of a counter is accessed by a read from that counter's I/O port address.

If multiple counter status latch operations are performed without reading the status, all but the first are ignored. The status returned from the read is the counter status at the time the first status Read Back command was issued.

Both count and status of the selected counter(s) may be latched simultaneously by setting both the COUNT# and STATUS# bits [5:4]=00. This is functionally the same as issuing two consecutive, separate Read Back commands. The above discussions apply here also. Specifically, if multiple count and/or status Read Back commands are issued to the same counter(s) without any intervening reads, all but the first are ignored.

If both the count and status of a counter are latched, the first read operation from that counter returns the latched status, regardless of which was latched first. The next one or two reads (depending on whether the counter is programmed for one- or two-type counts) return the latched count. Subsequent reads return an unlatched count.

# 7.9 RTC

## 7.9.1 RTC OVERVIEW

The Real Time Clock (RTC) module provides a battery backed-up date and time keeping device with two banks of static RAM with 128 bytes each, although the first bank has 114 bytes for general purpose usage.



Three interrupt features are available: time of day alarm with once a second to once a month range, periodic rates of 122  $\mu s$  to 500 ms, and end of update cycle notification. Seconds, minutes, hours, days, day of week, month, and year are counted. Daylight savings compensation is optional. The hour is represented in twelve or twenty-four hour format, and data can be represented in BCD or binary format. The design is meant to be functionally compatible with the Motorola MS146818B. The time keeping comes from a 32.768 KHz oscillating source, which is divided to achieve an update every second. The lower 14 bytes on the lower RAM block have very specific functions. The first ten are for time and date information. The next four (0Ah to 0Dh) are registers, which configure and report RTC functions.

The time and calendar data should match the data mode (BCD or binary) and hour mode (12 or 24 hour) as selected in Register B. It is up to the programmer to ensure that data stored in these locations is within the reasonable value ranges and represents a possible date and time. The exception to these ranges is to store a value of C0h - FFh in the Alarm bytes to indicate a don't care situation. All Alarm conditions must match to trigger an Alarm Flag, which could trigger an Alarm Interrupt if enabled. The SET bit of Register B should be one while programming these locations to avoid clashes with an update cycle. Access to time and date information is done through the RAM locations. If a RAM read from the 10 time and date bytes is attempted during an update cycle, the value read does not necessarily represent the true contents of those locations. Any RAM writes under the same conditions are ignored.

#### 7.9.2 RTC REGISTERS AND RAM

The RTC internal registers and RAM are organized as two banks of 128 bytes each, called the standard and extended banks. The first 14 bytes of the standard bank contain the RTC time and date information along with four registers, A-D, which are used to configure the RTC. The extended bank contains a full 128 bytes of battery-backed SRAM, and is accessible even when the RTC module is disabled (via the RTC Configuration Register).

All data transfers between the host CPU and the RTC is performed through registers mapped to the ISA I/O space.

# 7.9.3 RTC UPDATE CYCLE

An RTC update cycle occurs once a second if the SET bit of Register B is not asserted and the divide chain is properly configured. During this procedure, the stored time and date are incremented, overflow is checked, a matching alarm condition is checked, and the time and date are rewritten to the RAM locations. To maintain compatibility with the Motorola MS146818B, the update cycle starts at least 244 µs after the UIP bit of Register A is asserted, and the entire cycle does not take more than 1,984 µs to complete. The time and date RAM locations (0-9) are disconnected from the external bus during this time. To avoid update and data conditions, external RAM access to these locations can safely occur at two times. When an updated-ended interrupt is detected, almost 999 ms is available to read and write valid time and date data. If the UIP bit of Register A is detected to be low, at least 244 µs passes before the update cycle begins. Because the overflow conditions for leap years and daylight savings adjustments are based on more than one date or time item, the time before one of these conditions should be set (when adjusting) at least two seconds before one of these conditions to ensure proper operation.

# 7.9.4 RTC INTERRUPTS

The real-time clock interrupt is internally routed to the 8259 and is mapped to interrupt vector 8. This interrupt is not shared with any other interrupt. IRQ8# from the SERIRQ stream is ignored.



# 7.9.5 LOCKABLE RAM RANGES

The real-time clock battery-backed RAM supports two 8-byte ranges that can be enabled via the configuration space. If the configuration bits are set, the corresponding range in the RAM is not readable or writeable. A write cycle to those locations has no effect. A read cycle to those locations does not return the actual location value.

Once enabled, this function can only be disabled by a hard reset.

# 7.9.6 RTC EXTERNAL CONNECTIONS

# 7.9.6.1 RTC Crystal

The RTC module requires an externally connected crystal on the RTCX1 and RTCX2 pins.

### **7.9.6.2 RTC Battery**

The RTC module requires an external battery connection to maintain the RTC block while the 440MX is not powered by the system.

The battery must also be connected to the 440MX via isolation diodes. This is both a chip-design requirement, as well as a UL requirement. The diode circuit allows the RTC well to be powered by the battery when system power is not available, but by the system power when it is available. This is done by setting the diode to be reverse-biased when system power is not available.

# 7.9.7 CENTURY ROLLOVER

The Year Register only reports a value of 00 to 99. In the year 2000, this will roll over to 00, however this could be misinterpreted as 1900, not 2000. The NEWCENTURY\_STS bit records this rollover. This bit is in the RTC well in the General Purpose Event1 Status Register (PMBASE + 38, bit 12 System I/O space).

When the system is in the active state and a century rollover occurs, the NEWCENTURY\_STS bit is set, which causes an SMI to be generated. The SMI handler then checks the NEWCENTURY\_STS bit and finds it to be set, in which case, it increments the top two digits of the year (Location 32h) in the RTC RAM.

In case the system is in the S1-S5 states, the century rollover also causes the NEWCENTURY\_STS (RTC well) bit to be set. A wake event does not occur. Once the system awakens (for some other reason), the BIOS finds the NEWCENTURY\_STS bit set and generates an SMI. The SMI handler then changes (increments) the year byte in the RTC RAM.

# 7.10 Interrupt Controller

The 440MX contains an ISA-compatible interrupt controller that incorporates the functionality of two 82C59 interrupt controllers. The Interrupt Registers control the operation of the interrupt controller and can be accessed from the PCI bus via the PCI I/O space. In addition, some of the registers can be accessed from the ISA bus via the ISA I/O space.



### NOTE:

Support is not provided for the Secondary IDE channel, so IRQ15 is no longer available externally for any other purpose. However, the SERIRQ and PCI interrupts can be steered to generate interrupt 15 to the 8259 interrupt controller.

## 7.10.1 INTERRUPT CONTROLLER FUNCTIONAL DESCRIPTION

The two 82C59 interrupt controllers provided by the 440MX are cascaded so that 13 external and three internal interrupts are possible. The master interrupt controller provides IRQ [7:0] and the slave interrupt controller provides IRQ [15:8] (see Figure 16). The three internal interrupts are used for internal functions only and are not available to the user. IRQ2 is used to cascade the two controllers together. IRQ0 is used as a system timer interrupt and is tied to Interval Timer 1, Counter 0. IRQ13 is connected internally to FERR#. The remaining 13 interrupt lines (IRQ1, IRQ3-IRQ12, IRQ14, and IRQ15) are available for external system interrupts. Edge or level-sense selection is programmable on an individual channel-by-channel basis.

The Interrupt unit also supports interrupt steering. The 440MX can be programmed to allow the four PCI active low interrupts (PIRQA#-PIRQD#) to be internally routed to one of 11 interrupts: 3-7, 9-12, 14 or 15.

The Interrupt Controller consists of two separate 82C59 cores. Interrupt Controller 1 (CNTRL-1) and Interrupt Controller 2 (CNTRL-2) are initialized separately and can be programmed to operate in different modes. The default settings are: 80x86 Mode, Edge Sensitive (IRQ0-15) Detection, Normal EOI, Non-Buffered Mode, Special Fully Nested Mode disabled, and Cascade Mode. CNTRL-1 is connected as the Master Interrupt Controller and CNTRL-2 is connected as the Slave Interrupt Controller.

Note that IRQ13 is generated internally (as part of the coprocessor error support). IRQ12/M is generated internally (as part of the mouse support) when bit 4 in the XBCS is set to 1. When set to 0, the standard IRQ12 function is provided and IRQ12 appears externally.






Figure 16. Interrupt Controller Block Diagram

Table 69 lists the I/O port address map for the Interrupt Registers.



Table 69. Interrupt Controller Register I/O Port Address Map

Interrupts	I/O Address	Bits (#)	Register	
IRQ[7:0]	0020h	8 CNTRL-1 Control Register		
IRQ[7:0]	0021h	8	CNTRL-1 Mask Register	
IRQ[15:8]	00A0h	0h 8 CNTRL-2 Control Register		
IRQ[15:8]	00A1h	8	CNTRL-2 Mask Register	

IRQ0, IRQ2, and IRQ13 are connected to the interrupt controllers internally, and do not appear externally. Table 70 lists the typical IRQ functions.

**Table 70. Typical Interrupt Functions** 

Priority	Label	Controller	Typical Interrupt Source	
1	IRQ0	1	Interval timer 1, counter 0 OUT	
2	IRQ1	1	Keyboard	
3-10	IRQ2	1	Interrupt from controller 2	
3	IRQ8#	2	Real Time Clock	
4	IRQ9	2	Expansion Bus pin B04	
5	IRQ10	2	Expansion Bus pin D03	
6	IRQ11	2	Expansion Bus pin D04	
7	IRQ12/M	2	Mouse interrupt	
8	IRQ13	2	Coprocessor Error- FERR#	
9	IRQ14	2	Fixed Disk Drive Controller Expansion Bus pin D07	
10	IRQ15	2	Expansion Bus pin D06	
11	IRQ3	1	Serial Port 2, Expansion Bus B25	
12	IRQ4	1	Serial Port 1, Expansion Bus B24	
13	IRQ5	1	Parallel port 2, Expansion Bus B23	
14	IRQ6	1	Diskette controller, Expansion Bus B22	
15	IRQ7	1	Parallel port 1, Expansion Bus B21	

# 7.10.1.1 Interrupt Sequence

The powerful features of the Interrupt Controller in a microcomputer system are programmability and interrupt routine addressing capability. The latter allows direct or indirect jumping to the specific interrupt routine requested without any polling of the interrupting devices. The following list shows the interrupt sequence for



the Intel Architecture (the 8080 mode of the interrupt controller must never be selected when programming the 440MX).

### NOTE:

Externally, the interrupt acknowledge cycle sequence appears to be different than in a traditional discrete 82C59 implementation. However, the traditional interrupt acknowledge sequence is generated within the 440MX and is an ISA-compatible implementation.

- 1. One or more of the Interrupt Request lines (IRQx) are raised high, setting the corresponding IRR bit(s).
- 2. The Interrupt Controller evaluates these requests, and sends an INTR to the CPU, if appropriate.
- 3. The CPU acknowledges the INTR and responds with two interrupt acknowledge cycles. The second cycle is translated into a PCI interrupt acknowledge cycle by the Host Bridge. This command is broadcast over the PCI as a single cycle as opposed to the two-cycle method typically used.
- 4. Upon receiving an interrupt acknowledge cycle from PCI, the 440MX South Bridge/Cluster converts the single cycle into the two cycles that the internal 8259 pair can respond to with the expected interrupt vector. The cycle conversion is performed by a functional block in the 440MX Interrupt Controller Unit. The internally generated interrupt acknowledge cycle is completed as soon as possible, as the Host Bus is held in wait states until the interrupt vector data is returned. Each cycle appears as an interrupt acknowledge pulse on the INTA# pin of the cascaded interrupt controllers. These two pulses are not observable at the 440MX periphery.
- 5. Upon receiving the first internally generated interrupt acknowledge pulse, the highest priority ISR bit is set and the corresponding IRR bit is reset. The Interrupt Controller does not drive the data bus during this cycle. On the trailing edge of the first cycle pulse, a slave identification code is broadcast by the master to the slave on a private, internal three-bit wide bus. The slave controller uses these bits to determine if it must respond with an interrupt vector during the second INTA# cycle.
- 6. Upon receiving the second internally-generated interrupt acknowledge, the Interrupt Controller releases an 8-bit pointer (the interrupt vector) that the 440MX uses to complete the PCI cycle in progress. The second CPU interrupt acknowledge cycle can now complete on the host bus.
- 7. This completes the interrupt cycle. In the AEOI mode the ISR bit is reset at the end of the second interrupt acknowledge cycle pulse. Otherwise, the ISR bit remains set until an appropriate EOI command is issued at the end of the interrupt subroutine.

If no interrupt request is present at step four of the sequence (i.e., the request was too short in duration), the Interrupt Controller issues an interrupt level 7.

## 7.10.1.2 Interrupt Acknowledge Cycle

The CPU generates an interrupt acknowledge cycle that is translated by the Host Bridge into a single PCI Interrupt Acknowledge. The interrupt controller translates this command into the two INTA# pulses expected by the interrupt controller subsystem. The Interrupt Controller uses the first interrupt acknowledge cycle to internally freeze the state of the interrupts for priority resolution. On the second interrupt acknowledge cycle, the master (CNTRL-1) or slave (CNTRL-2) sends a byte of data to the processor with the acknowledged interrupt code composed as shown in Table 71. The byte of data released by the interrupt controller onto the data bus is referred to as the "interrupt vector".



Table 71. Content of Interrupt Vector Byte for 80x86 System Mode

Interrupt Vector	D7	D6	D5	D4	D3	D2	D1	D0
IRQ7,15	T7	Т6	T5	T4	Т3	1	1	1
IRQ6,14	T7	Т6	T5	T4	Т3	1	1	0
IRQ5,13	T7	Т6	T5	T4	Т3	1	0	1
IRQ4,12	T7	Т6	T5	T4	Т3	1	0	0
IRQ3,11	T7	Т6	T5	T4	Т3	0	1	1
IRQ2,10	T7	Т6	T5	T4	T3	0	1	0
IRQ1,9	T7	T6	T5	T4	T3	0	0	1
IRQ0,8	T7	Т6	T5	T4	Т3	0	0	0

#### Note:

T7 - T3 represent the interrupt vector address (refer to the ICW2 Register description).

## 7.10.1.3 Programming the Interrupt Controller

The Interrupt Controller accepts the following two types of command words generated by the CPU or bus master:

- Initialization Command Words (ICWs)
- Operation Command Words (OCWs)

# 7.10.1.3.1INITIALIZATION COMMAND WORDS (ICWS)

Before normal operation can begin, each Interrupt Controller in the system must be initialized. In the 82C59, this is a two-to-four byte sequence. However, for the 440MX, each controller must be initialized with a four-byte sequence. This four-byte sequence is required to configure the interrupt controller correctly for 440MX implementation. This implementation is ISA-compatible.

The four initialization command words are referred to by their acronyms: ICW1, ICW2, ICW3, and ICW4.

The base address for each interrupt controller is a fixed location in the I/O memory space, at 0020h for CNTRL-1 and at 00A0h for CNTRL-2.

An I/O write to the CNTRL-1 or CNTRL-2 base address with data bit 4 equal to 1 is interpreted as ICW1. For the 440MX-based X-bus systems, three I/O writes to "base address + 1" (021h for CNTRL-1 and 0A0h for CNTRL-2) must follow the ICW1. The first write to "base address + 1" (021h/0A0h) performs ICW2, the second write performs ICW3, and the third write performs ICW4.

- ICW1 starts the initialization sequence during which the following events automatically occur:
  - 1. Following initialization, an interrupt request (IRQ) input must make a low-to-high transition to generate an interrupt.
  - 2. The Interrupt Mask Register is cleared.
  - 3. IRQ7 input is assigned priority 7.



- The slave mode address is set to 7.
- 5. Special Mask Mode is cleared and Status Read is set to IRR.
- ICW2 is programmed to provide bits [7:3] of the interrupt vector that is released onto the data bus by the interrupt controller during an interrupt acknowledge. A different base [7:3] is selected for each interrupt controller. Suggested default values for a typical ISA system are listed in Table 72.
- ICW3 is programmed differently for CNTRL-1 and CNTRL-2, and has a different meaning for each controller.

For CNTRL-1, the master controller, ICW3 is used to indicate which IRQx input line is used to cascade CNTRL-2, the slave controller. Within the 440MX interrupt unit, IRQ2 on CNTRL-1 is used to cascade the INTR output of CNTRL-2. Consequently, bit-2 of ICW3 on CNTRL-1 is set to a 1, and the other bits are set to 0's

For CNTRL-2, ICW3 is the slave identification code used during an interrupt acknowledge cycle. CNTRL-1 broadcasts a code to CNTRL-2 over three internal cascade lines if an IRQ[x] line from CNTRL-2 won the priority arbitration on the master controller and was granted an interrupt acknowledge by the CPU. CNTRL-2 compares this identification code to the value stored in ICW3, and if the code is equal to bits [2:0] of ICW3, CNTRL-2 assumes responsibility for broadcasting the interrupt vector during the second interrupt acknowledge cycle pulse.

• ICW4 must be programmed on both controllers. At the very least, bit 0 must be set to 1 to indicate that the controllers are operating in an Intel Architecture-based system.

Table 72 lists the typical values programmed by the BIOS at power-up for the 440MX interrupt controller. Figure 17 illustrates the sequence the software must follow to load the ICWs. The sequence must be executed for CNTRL-1 and CNTRL-2. ICW1, ICW2, ICW3, and ICW4 must be written in order. Any divergence from this sequence, such as an attempt to program an OCW, will result in improper initialization of the interrupt controller and unexpected, erratic system behavior. It is suggested that CNTRL-2 be initialized first, followed by CNTRL-1.

In the 440MX, it is required that all four ICWs be initialized.

Table 72. Suggested Default Values for ICW Registers

Port	Value	Contents	
020h	11h	CNTLR-1, ICW1	
021h	08h	CNTLR-1, ICW2 Vector Address for 000020h	
021h	04h	CNTLR-1, ICW3 Indicates Slave Connection	
021h	01h	CNTLR-1, ICW4 8086 Mode	
021h	B8h	CNTLR-1, Interrupt Mask (may vary)	
0A0h	11h	CNTLR-2, ICW1	
0A1h	70h	CNTLR-2, ICW2 Vector Address for 0001C0h	
0A1h	02h	CNTLR-2, ICW3 Indicates Slave ID	
0A1h	01h	CNTLR-2, ICW4 8086 Mode	
0A1h	BDh	CNTLR-2, Interrupt Mask (may vary)	






Figure 17. Initialization Sequence for the 440MX ICW Modes of Operation

# 7.10.1.3.20PERATION COMMAND WORDS (OCWS)

OCWs are command words that dynamically reprogram the Interrupt Controller to operate in various interrupt modes. OCWs can be written to the Interrupt Controller any time after initialization. The three Operation Command Words are referred to by their acronyms: OCW1, OCW2, and OCW3.

Any interrupt lines can be masked by writing an OCW1. A 1 written to any bit of this command word
masks the incoming interrupt requests on the corresponding IRQx line.



- OCW2 is used to control the rotation of interrupt priorities when operating in the rotating priority mode and to control the End of Interrupt (EOI) function of the controller.
- OCW3 is used to set up reads of the ISR and IRR, to enable or disable the Special Mask Mode (SMM), and to set up the interrupt controller in polled interrupt mode.

As shown in Figure 17, all ICWs must be programmed prior to programming the OCWs.

## 7.10.1.4 End-of-Interrupt Operation

## **7.10.1.4.1 END OF INTERRUPT (EOI)**

The In Service (IS) bit can be set to 0 automatically following the trailing edge of the second INTA# pulse (when AEOI bit in ICW1 is set to 1) or by a command word that must be issued to the Interrupt Controller before returning from a service routine (EOI command). An EOI command must be issued twice with this cascaded interrupt controller configuration, once for the master and once for the slave.

There are two forms of EOI commands: Specific and Non-Specific. When the Interrupt Controller is operated in modes that preserve the fully nested structure, it can determine which IS bit to set to 0 on EOI. When a Non-Specific EOI command is issued, the Interrupt Controller automatically sets to 0 the highest IS bit of those that are set to 1, since in the fully nested mode the highest IS level was necessarily the last level acknowledged and serviced. A non-specific EOI can be issued with OCW2 (EOI=1, SL=0, R=0).

When a mode is used that may disturb the fully nested structure, the Interrupt Controller may no longer be able to determine the last level acknowledged. In this case, a Specific EOI must be issued which includes as part of the command the IS level to be reset. A specific EOI can be issued with OCW2 (EOI=1, SL=1, R=0, and LO-L2 is the binary level of the IS bit to be set to 0).

It should be noted that an IS bit that is masked by an IMR bit will not be cleared by a non-specific EOI if the Interrupt Controller is in the Special Mask Mode.

# 7.10.1.4.2 AUTOMATIC END OF INTERRUPT (AEOI) MODE

If AEOI=1 in ICW4, then the Interrupt Controller operates in AEOI mode continuously until reprogrammed by ICW4. Note that reprogramming ICW4 implies that ICW1, ICW2, and ICW3 must be reprogrammed first, in sequence. In AEOI mode, the Interrupt Controller automatically performs a non-specific EOI operation at the trailing edge of the last interrupt acknowledge pulse. Note that from a system standpoint, this mode should be used only when a nested multi-level interrupt structure is not required within a single Interrupt Controller. The AEOI mode can only be used in a master Interrupt Controller and not a slave (on CNTRL-1 but not CNTRL-2).

## 7.10.1.4.3FULLY NESTED MODE

The Fully Nested mode is entered after initialization unless another mode is programmed. The interrupt requests are ordered in priority from 0 through 7 (0 being the highest). When an interrupt is acknowledged, the highest priority request is determined and its vector placed on the bus. Additionally, a bit in the Interrupt Service Register (IS[0:7]) is set. This IS bit remains set until the microprocessor issues an End of Interrupt (EOI) command immediately before returning from the service routine. Or, if the AEOI (Automatic End of Interrupt) bit is set, this IS bit remains set until the trailing edge of the second INTA#. While the IS bit is set, all further interrupts of the same or lower priority are inhibited, while higher levels generate an interrupt (which is acknowledged only if the microprocessor internal interrupt enable flip-flop has been re-enabled through software).



After the initialization sequence, IRQ0 has the highest priority and IRQ7 the lowest. Priorities can be changed in the rotating priority mode, as explained later in this section.

### 7.10.1.4.4 THE SPECIAL FULLY NESTED MODE

This mode is used in the case of a system where cascading is used, and the priority has to be conserved within each slave. In this case, the special fully nested mode is programmed to the master (using ICW4). This mode is similar to the normal nested mode with the following exceptions:

- When an interrupt request from a certain slave is in service, this slave is not locked out from the master's
  priority logic and further interrupt requests from higher priority IRQs within the slave are recognized by
  the master and initiate interrupts to the processor. (In the normal nested mode, a slave is masked out
  when its request is in service and no higher requests from the same slave can be serviced.)
- When exiting the Interrupt Service routine, the software must check whether the interrupt serviced was
  the only one from that slave. This is done by sending a non-specific End of Interrupt (EOI) command to
  the slave and then reading its In-Service Register and checking for zero. If it is empty, a non-specific EOI
  can also be sent to the master. If not, no EOI should be sent.

## 7.10.1.4.5 AUTOMATIC ROTATION (EQUAL PRIORITY DEVICES)

In some applications, a number of interrupting devices have equal priority. Automatic rotation mode provides for a sequential 8-way rotation. In this mode, a device receives the lowest priority after being serviced. In the worst case, a device requesting an interrupt must wait until each of seven other devices are serviced at most once. Figure 18 illustrates an example of automatic rotation.




Figure 18. Automatic Rotation Mode Example



There are two ways to accomplish automatic rotation using OCW2; the Rotation on Non-Specific EOI Command (R=1, SL=0, EOI=1) and the Rotate in Automatic EOI Mode which is set by (R=1, SL=0, EOI=0) and cleared by (R=0, SL=0, EOI=0).

# 7.10.1.4.6 SPECIFIC ROTATION (SPECIFIC PRIORITY)

The programmer can change priorities by programming the bottom priority and thus fixing all other priorities. For example, if IRQ5 is programmed as the bottom priority device, then IRQ6 is the highest priority device.

The Set Priority Command is issued in OCW2 where: R=1, SL=1; LO-L2 is the binary priority level code of the bottom priority device. See the register description for bit definitions.

Note that, in this mode, internal status is updated by software control during OCW2. However, it is independent of the End of Interrupt (EOI) command (also executed by OCW2). Priority changes can be executed during an EOI command by using the Rotate on Specific EOI Command in OCW2 (R=1, SL=1, EOI=1 and LO-L2=IRQ level to receive bottom priority).

### 7.10.1.4.7 POLL COMMAND

The Polled Mode can be used to conserve space in the interrupt vector table. Multiple interrupts that can be serviced by one interrupt service routine do not need separate vectors if the service routine uses the poll command.

The Polled Mode can also be used to expand the number of interrupts. The polling interrupt service routine can call the appropriate service routine, instead of providing the interrupt vectors in the vector table.

In this mode, the INTR output is not used and the microprocessor internal Interrupt Enable flip-flop is reset, disabling its interrupt input. Service to devices is achieved by the software using a Poll Command.

The Poll command is issued by setting P=1 in OCW3. The Interrupt Controller treats the next I/O read pulse to the Interrupt Controller as an interrupt acknowledge, sets the appropriate IS bit if there is a request, and reads the priority level. Interrupts are frozen from the I/O write to the I/O read.

Figure 19 shows the words enabled onto the data bus during an I/O read. The polled mode is useful if there is a routine command common to several levels so that the INTA# sequence is not needed (saves ROM space).




Figure 19. Polled Mode

125



#### 7.10.1.4.8 CASCADE MODE

The Interrupt Controllers in the 440MX are interconnected in a cascade configuration with one master and one slave. This configuration can handle up to 15 separate priority levels.

The master controls the slaves through a three-line internal cascade bus. When the master drives 010b on the cascade bus, this bus acts like a chip select to the slave controller.

In a cascade configuration, the slave interrupt outputs are connected to the master interrupt request inputs. When a slave request line is activated and afterwards acknowledged, the master enables the corresponding slave to release the interrupt vector address during the second INTA# cycle of the interrupt acknowledge sequence.

Each Interrupt Controller in the cascaded system must follow a separate initialization sequence and can be programmed to work in a different mode. An EOI Command must be issued twice: once for the master and once for the slave.

### 7.10.1.4.9 EDGE AND LEVEL TRIGGERED MODE

In X-bus systems this mode is programmed using bit 3 in ICW1. With the 440MX this bit is disabled and a new register for Edge and Level Triggered mode selection, per interrupt input, is included. These are the Edge/Level control Registers ELCR1 and ELCR2. The default programming is equivalent to programming the LTIM bit (ICW1 bit 3) to a 0 (all interrupts selected for Edge Triggered mode). Note that IRQ0, 1, 2, 8#, and 13 cannot be programmed for Level Sensitive mode and cannot be modified by software.

If an ELCR bit = "0", an interrupt request is recognized by a low-to-high transition on the corresponding IRQx input. The IRQ input can remain high without generating another interrupt.

If an ELCR bit = "1", an interrupt request is recognized by a low level on the corresponding IRQ input and there is no need for an edge detection. The interrupt request must be removed before the EOI command is issued to prevent a second interrupt from occurring.

In both the Edge and Level Triggered modes, the IRQ inputs must remain active until after the falling edge of the first INTA#. If the IRQ input goes inactive before this time, a default IRQ7 occurs when the CPU acknowledges the interrupt. This can be a useful safeguard for detecting interrupts caused by spurious noise glitches on the IRQ inputs. To implement this feature, the IRQ7 routine is used for "clean up" by simply executing a return instruction, and thus ignoring the interrupt. If IRQ7 is needed for other purposes, a default IRQ7 can still be detected by reading the ISR. A normal IRQ7 interrupt sets the corresponding ISR bit; a default IRQ7 does not set this bit. If a default IRQ7 routine occurs during a normal IRQ7 routine, however, the ISR remains set. In this case, it is necessary to keep track of whether or not the IRQ7 routine was previously entered. If another IRQ7 occurs, it is a default.

## 7.10.1.5 Register Functionality

For a detailed description of the Interrupt Controller Register set, refer to the Interrupt Controller Register description in the Register Description section.



# 7.10.1.6 Interrupt Masks

## 7.10.1.6.1 MASKING ON AN INDIVIDUAL INTERRUPT REQUEST BASIS

Each interrupt request input can be masked individually by the Interrupt Mask Register (IMR). This register is programmed through OCW1. Each bit in the IMR masks one interrupt channel, if it is set to a 1. Bit 0 masks IRQ0, Bit 1 masks IRQ1, and so forth. Masking an IRQ channel does not affect the other channel's operation, with one exception: Masking IRQ2 on CNTRL-1 masks off all requests for service from CNTRL-2. The CNTRL-2 INTR output is physically connected to the CNTRL-1 IRQ2 input.

### 7.10.1.6.2 SPECIAL MASK MODE

Some applications may require an interrupt service routine to dynamically alter the system priority structure during its execution under software control. For example, the routine may wish to inhibit lower priority requests for a portion of its execution but enable some of them for another portion.

The difficulty is that if an Interrupt Request is acknowledged and an End of Interrupt command did not reset its IS bit (i.e., while executing a service routine), the Interrupt Controller would have inhibited all lower priority requests with no easy way for the routine to enable them.

The Special Mask mode enables all interrupts not masked by a bit set in the Mask Register. Interrupt service routines that require dynamic alteration of interrupt priorities can take advantage of the Special Mask mode. For example, a service routine can inhibit lower priority requests during a part of the interrupt service, then enable some of them during another part.

In the Special Mask mode, when a mask bit is set to 1 in OCW1, it inhibits further interrupts at that level and enables interrupts from all other levels (lower as well as higher) that are not masked.

Thus, any interrupts may be selectively enabled by loading the Mask Register with the appropriate pattern.

Without Special Mask mode, if an interrupt service routine acknowledges an interrupt without issuing an EOI to clear the IS bit, the interrupt controller inhibits all lower priority requests. The Special Mask mode provides an easy way for the interrupt service routine to selectively enable only the interrupts needed by loading the Mask Register.

Special Mask mode is set by OCW3 where: SSMM=1, SMM=1, and cleared where SSMM=1, SMM=0.

## 7.10.1.7 Reading the Interrupt Controller Status

The input status of several internal registers can be read to update the user information on the system. The Interrupt Request Register (IRR) and In-Service Register (ISR) can be read via OCW3. The Interrupt Mask Register (IMR) is read via a read of OCW1. This section briefly describes IRR, ISR, and IMR.

- Interrupt Request Register (IRR): This 8-bit register that contains the status of each interrupt request line. Bits that are clear indicate interrupts that have not requested service. The Interrupt Controller clears the IRR's highest priority bit during an interrupt acknowledge cycle. (Not affected by IMR).
- In-Service Register (ISR): This 8-bit register indicates the priority levels currently receiving service. Bits that are set indicate interrupts that have been acknowledged and their interrupt service routine started. Bits that are cleared indicate interrupt requests that have not been acknowledged, or interrupt request lines that have not been asserted. Only the highest priority interrupt service routine executes at any time. The lower priority interrupt services are suspended while higher priority interrupts are serviced. The ISR is updated when an End of Interrupt Command is issued.



Interrupt Mask Register (IMR): This 8-bit register indicates which interrupt request lines are masked.

The IRR can be read when, prior to the I/O read cycle, a Read Register Command is issued with OCW3 (RR=1, RIS=0).

The ISR can be read when, prior to the I/O read cycle, a Read Register Command is issued with OCW3 (RR=1, RIS=1).

The interrupt controller retains the ISR/IRR status read selection following each write to OCW3. Therefore, there is no need to write an OCW3 before every status read operation, as long as the current status read corresponds to the previously selected register. For example, if the ISR is selected for status read by an OCW3 write, the ISR can be read over and over again without writing to OCW3 again. However, to read the IRR, OCW3 must be reprogrammed for this status read prior to the OCW3 read to check the IRR. This is not true when poll mode is used. Polling Mode overrides status read when P=1, RR=1 in OCW3.

After initialization the Interrupt Controller is set to read the IRR.

As stated, OCW1 is used to read the IMR. The output data bus contains the IMR status whenever I/O read is active and the address is 021h or 061h (OCW1).

# 7.10.1.8 Interrupt Steering

The 440MX can be programmed to allow four PCI programmable interrupts (PIRQA#-PIRQD#) to be internally routed to one of 11 interrupts: 3-7, 9-12, 14 or 15. PCLK is used to synchronize the PIRQx# inputs. The PIRQx# lines are run through an internal multiplexer that assigns, or routes, an individual PIRQx# line to any one of 11 IRQ inputs (see Figure 20 for an illustration of the interrupt steering logic). The assignment is programmable through the PIRQx Route Control Registers. One or more PIRQx# lines can be routed to the same IRQx input. If interrupt steering is not required, the Route Registers can be programmed to disable steering.

Bits 0-3 in each PIRQx Route Control Register are used to route the associated PIRQx# line to an internal IRQ input. Bit 7 in each register is used to disable routing of the associated PIRQx#.

The PIRQx# lines are defined as active low, level sensitive to allow multiple interrupts on a PCI Board to share a single line across the connector. When a PIRQx# is routed to specified IRQ line, the software must change the IRQ's corresponding ELCR bit to Level Sensitive mode. This means that the selected IRQ can no longer be used by an X-bus device, unless that X-bus device can respond as an active low level sensitive interrupt.






Figure 20. Section of Interrupt Steering Logic (without Serial IRQ)



# 7.10.2 SERIAL IRQ SCHEME

For more information about the serial IRQ scheme, see the Serialized IRQ Support for PCI Systems, Rev 6.0.

#### 7.10.2.1 Overview

The 440MX supports a serial IRQ scheme that allows a single signal to be used to report ISA-style interrupt requests. This scheme is typically used in a mobile environment by docking bridges or CardBus controllers.

Because more than one device may need to share the single serial IRQ signal, an Open Collector signaling scheme is used. Timing is based on the PCI clock. If the PCI clock is shut when a device needs to signal an interrupt, the CLKRUN# signal must first be activated to restart the PCI clock.

The serial IRQ configuration is handled via the PCI configuration space. No other registers are associated with the scheme.

## 7.10.2.2 Protocol

Serial interrupt information is transferred using three frame types: a Start Frame, one or more IRQ Data frames, and one Stop frame. There are also two modes of operation: Quiet Mode and Continuous Mode.

## 7.10.2.2.1QUIET (ACTIVE) MODE

To indicate an interrupt, the peripheral drives the SERIRQ signal active for one clock, and then three-states it. This transitions all state machines from the IDLE to ACTIVE states.

The 440MX then takes control of the SERIRQ signal by driving it low on the next clock, and continues driving it low for 3-7 more clocks (programmable). Thus the total number of clocks SERIRQ is low is 4-8. After those clocks, the 440MX drives SERIRQ high for one clock and then three-states the signal.

# 7.10.2.2.2CONTINUOUS (IDLE) MODE

In this mode, the 440MX initiates the START frame, rather than the peripherals. Typically this is done to update the IRQ status (acknowledges). The 440MX drives SERIRQ low for 4-8 clocks.

This is the default mode after reset, and can be used to enter the Quiet mode.

## 7.10.2.2.3DATA FRAME

After the Start frame is initiated, all SERIRQ peripherals must start counting frames based on the rising edge of SERIRQ. Each of the IRQ/DATA frames has exactly three phases of 1 clock each: a Sample phase, a Recovery Phase, and a Turn-around phase.

During the Sample phase, the SERIRQ device drives SERIRQ low if the corresponding interrupt signal should be active. If the corresponding interrupt is inactive, then the SERIRQ devices should not drive the SERIRQ signal. It remains high due to pull-up resistors.

### NOTE:

The 440MX ignores the state of the IRQ0 signal. This may preclude using a Timer/Counter chip outside of the 440MX. However, that configuration is not supported by any previous Intel PCIset.



During the other two phases (Turn-around and Recovery), no device should drive the SERIRQ signal.

The IRQ/DATA frames have a specific order and usage, as shown in Table 73.

Table 73. SIRQ Frames

Data Frame Number Usage		# Clocks Past Start	Notes	
1	IRQ0	2	Not supported by the 440MX.	
2	IRQ1	5		
3	SMI#	8	Causes EXSMI# to go active	
4	IRQ3	11		
5	IRQ4	14		
6	IRQ5	17		
7	IRQ6	20		
8	IRQ7	23		
9	IRQ8	26		
10	IRQ9	29		
11	IRQ10	32		
12	IRQ11	35		
13	IRQ12	38		
14	IRQ13	41		
15	IRQ14	44		
16	IRQ15	47		
17	IOCHCK#	50	Not Supported	
18	PCI INTA#	53	Supported	
19	PCI INTB#	56	Supported	
20	PCI INTC#	59	Supported	
21	PCI INTD#	62	Supported	
22-32	Unassigned	96	Not Supported	

The 440MX is not required to broadcast internal interrupt states. This greatly reduces the amount of transitions on the SERIRQ signal and simplifies the state machine.



## 7.10.2.2.4STOP FRAME

After all of the data frames, the 440MX performs a Stop Frame, which is done by making SERIRQ low for 2-3 clocks. The number of clocks determines the next mode:

- If SERIRQ is low for 2 clocks, then the next mode is the Quite Mode. Any SERIRQ device may initiate a Start Frame in the second clock (or more) after the rising edge of the Stop Frame.
- If SERIRQ is low for 3 clocks, then the next mode is the Continuous mode. Only the 440MX may initiate a Start Frame in the second clock (or more) after the rising edge of the Stop Frame.

## 7.10.2.3 SMI# Via SERIRQ

When an SMI# is indicated via SERIRQ, the 440MX drives its EXSMI# signal active. This in turn causes SMI# to go active. The BIOS sees EXSMI# go active, with no corresponding status bit set in the peripheral. The BIOS can then check the devices connected to the SERIRQ signal to find the cause of the SMI#.

## 7.10.2.4 SERIRQ ORing with ISA IRQ

The 440MX internally OR's the output of the SERIRQ decoder with the ISA IRQ signals. The PnP software should ensure that two separate devices are not programmed to use the same ISA IRQ signals, unless the drivers are set up for interrupt sharing. Otherwise, this could result in unpredictable operation, and is already a system limitation.

### 7.11 USB Host Controller

The 440MX contains a USB Host Controller (HC), which includes a root hub with two USB ports. This permits connection of two USB peripheral devices directly to the 440MX without an external hub. If more devices are required, an external hub can be connected to either of the built-in ports. The USB's PCI Configuration Registers are located in Function 2, PCI configuration space. The Host Controller completely supports the standard Universal Host Controller Interface (UHCI) and thus, takes advantage of the standard software drivers written to be compatible with UHCI. Figure 21 shows a conceptual view of a USB system. UHCI consists of two parts—Host Controller Driver (HCD) and Host Controller (HC). The Host Controller interfaces to the USB system software in the host via the HCD. The HCD software manages the Host Controller operation and is responsible for scheduling the traffic on USB by posting and maintaining transactions in system memory. HCD is part of the system software and is typically provided by the operating system vendor. HCD provides the software layer between the Host Controller and the USBD software layer (also located in the operating system). The UHCI's HCD software interprets requests from the USBD and builds Frame List, Transfer Descriptor, Queue Head, and data buffer data structures for the Host Controller. The data structures are built in system memory and contain all necessary information to provide end-to-end communication between client software in the host and devices on the USB.

The Host Controller moves data between system memory and devices on the USB by processing these data structures and generating the transaction on the USB. The Host Controller executes the schedule lists generated by the HCD and reports the status of transactions on the USB to the HCD. Command execution includes generating serial bus token and data packets based on the command and initiating transmission on USB. For commands that require the Host Controller to receive data from the USB device, the Host Controller receives the data and then transfers it to the system memory pointed to by the command. The UHCl's HCD provides sufficient commands and data to keep ahead of the Host Controller execution and analyzes the results as the commands are completed.



For additional information on the functionality of the USB Host Controller, refer to the *Universal Host Controller Interface (UHCI) Design Guide*, Revision 1.1 (Order number 297650-002). Note that the *UHCI Design Guide* refers to USB ports 1 and 2. The 440MX USB ports are ports 0 and 1, respectively.

Additions to the 440MX USB interface beyond UHCI, revision 1.1 include support for over-current detection on USB ports 0 and 1. If an over-current condition is detected on a USB port, that port will be disabled. Bits 10:11 in each Port Status and Control Register are used to report over-current conditions.




Figure 21. USB System Conceptual View

## 7.12 IDE Interface

The 440MX integrates a high performance PCI-to-IDE interface, which has one physical channel adapter and supports two drives (drive 0 and drive 1) This interface is capable of accelerated PIO data transfers as well as acting as a PCI bus master on behalf of an IDE DMA slave device. The 440MX provides an interface for a single IDE connector.

All IDE data transfer command strobes, DMA request and grant signals, address and data lines, and the PIORDY signal interface directly to the 440MX. These lines correspond to the Primary IDE channel.

Only PCI masters have access to the IDE port. Memory targeted by the IDE interface acting as a PCI bus master on behalf of IDE DMA slaves must reside on the PCI or in the main memory implemented by the 440MX.



Although a physical Secondary IDE channel interface does not exist on the 440MX, all of the configuration I/O ports still exist and are claimed, if enabled, by the 440MX. The BIOS is expected to disable this channel.

The 440MX does not support swap bay.

#### 7.12.1 ATA REGISTER BLOCK DECODE

The IDE ATA I/O ports are decoded by the 440MX when the COM[IOSE] bit is set to one, as well as IDETIMP[IDE] and IDETIMS[IDE]. (ATA stands for "AT Attachment", the specification for AT-compatible drive interfaces). The actual ATA registers are implemented in the drive itself. An access to an IDE register results in the assertion of the appropriate chip select for that register. The transaction is then run using compatible timing, and using the IDE command strobes (PDIOR#, PDIOW#).

There are two I/O ranges: the Command block, which corresponds to the CS1# chip select, and the Control Block, which corresponds to the CS3# chip select. The Command block is an 8-byte range, while the Control Block is a 4-byte range. The upper 16 bits of the I/O address are decoded as all zeros.

Command Block Offset: 01F0h for Primary, 0170h for Secondary

Control Block Offset: 03F4h for Primary, 0374h for Secondary

Table 74 and Table 75 specify the Command Block and Control Block Registers, respectively, as they affect the 440MX hardware definition. See the *AT Attachment Specification* for more details.

Table 74. IDE Legacy I/O Ports: Command Block Registers (CS1x# Chip Select)

I/O Offset	Register Function (Read / Write)	Register Access
00h	Data	R/W
01h	Error / Features	R/W
02h	Sector Count	R/W
03h	Sector Number	R/W
04h	Cylinder Low	R/W
05h	Cylinder High	R/W
06h	Drive / Head	R/W
07h	Status / Command	R/W

The Data Register is accessed as a 16-bit register for PIO transfers (except for ECC bytes). All other registers should always be accessed as 8-bit quantities by software.

Table 75. IDE Legacy I/O Port Definition: Control Block Registers (CS3x# Chip Select)

I/O Offset	Register Function (Read / Write)	Register Access				
00h	Reserved	Reserved				
01h	Reserved	Reserved				
02h	Alt Status / Device control	R/W				



03h	Forward to Y bus (Floory)	R/W
U3n	Forward to X-bus (Floppy)	K/VV



The 440MX claims all accesses to these ranges, if enabled. The byte enables do not have to be externally decoded to assert DEVSEL#. Accesses to byte 3 of the Control Block are forwarded to the X-bus, where the Floppy controller responds. A 16-bit access to offset 02h of the Control Block (byte enables 2 and 3 asserted) results in a Target Abort.

Each of the two drives (drive 0 or 1) on a cable implements separate ATA register files. To determine the targeted drive, the 440MX shadows the value of bit 4 (drive bit) of byte 6 (Drive/Head Register) of the ATA Command Block (CS1x#) for the IDE connector.

#### 7.12.2 PIO IDE TRANSACTIONS

The 440MX IDE controller includes both compatible and fast timing modes. The fast timing modes can be enabled only for the IDE data ports. All other transactions to the IDE registers are run in single transaction mode with compatible timings. The 440MX IDE signals are controlled with the granularity of the PCI clock.

Up to two IDE devices may be attached to the IDE connector (drive 0 and drive 1). The IDETIM and SIDETIM Registers permit different timing modes to be programmed for drive 0 and drive 1 of the connector.

The Ultra DMA/33 synchronous DMA timing modes can also be applied to each drive by programming the SDMACTL and SDMATIM Registers. When a drive is enabled for synchronous DMA mode operation, the DMA transfers are executed with the synchronous DMA timings. The PIO transfers are executed using compatible timings or fast timings if also enabled.

# 7.12.3 PIO IDE TIMING MODES

IDE data port transaction latency consists of startup latency, cycle latency and shutdown latency. Startup latency is incurred when a PCI master cycle targeting the IDE data port is decoded and the PDA[2:0] and CSxx# lines are not set up. Startup latency provides the setup time for the PDA[2:0] and CSxx# lines prior to assertion of the read and write strobes (PDIOR# and PDIOW#).

Cycle latency consists of the I/O command strobe assertion length and recovery time. Recovery time is provided so that transactions may occur back-to-back on the IDE interface (without incurring startup and shutdown latency) without violating the minimum cycle periods for the IDE interface. The command strobe assertion width for the enhanced timing mode is selected by the IDETIM Register and may be set to 2, 3, 4, or 5 PCI clocks. The recovery time is selected by the IDETIM Register and may be set to 1, 2, 3, or 4 PCI clocks. Figure 22 shows how these latencies are related, and how they are summed to produce the overall transaction latency.

Figure 23 illustrates the case where the PIORDY Sample Point (ISP) is set to two clocks (minimum) and the Recovery Time (RCT) is set to one clock (minimum).






Figure 22. Enhanced IDE Timing Mode Components




Figure 23. Inserting Wait States by De-asserting PIORDY

If PIORDY is asserted when the initial sample point is reached, no wait states are added to the command strobe assertion length. If PIORDY is negated when the initial sample point is reached, additional wait states are added. Since the rising edge of PIORDY must be synchronized, at least two additional PCI clocks are added.

Shutdown latency is incurred after outstanding scheduled IDE data port transactions (either a non-empty write post buffer or an outstanding read prefetch cycle) have completed and before other transactions can proceed. It provides hold time on the PDA[2:0] and CXxx# lines with respect to the read and write strobes (PDIOR# and PDIOW#). Shutdown latency is 2 PCI clocks in duration.

Table 76 shows the timings for various IDE transactions. It is important to note that the ICRT (ISA Controller Recovery Timer) Register (Config Register 4Ch) does not affect the IDE data ports when fast timing modes are enabled. Specifically, setting bit 2 (16-bit I/O recovery enable) should not add wait states to IDE data port read accesses when any of the fast timing modes are enabled.

IDE Transaction Type	Startup Latency	ISP	RCT	Shutdown Latency
30-33 MHz non data port (8-bit)	4	11	22	2
30-33 MHz data port (16-bit)	3	6	14	2

Table 76. Command Strobe Width for IDE Transaction Types



Enhanced timing data port	2	2-5	1-4	2
---------------------------	---	-----	-----	---

Note: Command strobe widths are in PCI clock units.

#### NOTE:

Startup and Recovery latencies are incurred for all IDE PIO transactions, EXCEPT enhanced timing data port transactions. Further, the IDE chip selects are guaranteed to be de-asserted for at least two clocks after the de-assertion of the I/O strobe for the last transaction and before the Startup latency of the next.

#### 7.12.4 ENHANCED TIMING MODES

The IDE interface implemented by the 440MX includes fast timing modes that target local bus implementations. These timing modes are faster than those possible with ISA-based implementations and are controlled with the granularity of the PCI clock.

The fast timing modes may be enabled only for the IDE data ports. All other transactions to the IDE registers are run in single transaction mode with compatible timings.

Up to two IDE devices may be attached to the IDE connector (drive 0 and drive 1). The timing mode for the drives is selected via several registers.

When the IDETIMx[SITRE] bit is disabled, one fast timing mode can be applied to one or both drives by programming the IDETIMx[ISP] and IDETIMx[RCT] fields as shown in Table 77. Fast Timing mode may be applied to drive 0, drive 1, or both, by setting the IDETIMx[TIME0] and/or the IDETIMx[TIME1] bits. Transactions targeting the other drive use compatible timing. When the IDETIMx[SITRE] bit is enabled, a fast timing mode can be selected for each drive by programming the IDETIMx and SIDETIM Registers. Table 77 identifies how these bits can be programmed for Drive 0 and Drive 1 timing mode selection.

Table 77. IDETIMx Timing Modes for Drives 0 and 1

IDETIMX [SITRE]	IDETIMx [TIME0]	IDETIMx [TIME1]	Drive 0 Timing	Drive 1 Timing
0	0	0	Compatible	Compatible
0	0	1	Compatible	IDETIMx[ISP/RCT]
0	1	0	IDETIMx[ISP/RCT]	Compatible
0	1	1	IDETIMx[ISP/RCT]	IDETIMx[ISP/RCT]
1	0	0	Compatible	Compatible
1	0	1	Compatible	SIDETIM[ISP/RCT]
1	1	0	IDETIMx[ISP/RCT]	Compatible
1	1	1	IDETIMx[ISP/RCT]	SIDETIM[ISP/RCT]

The synchronous DMA timing mode can also be applied independently to each drive by programming the SDMAC and SDMATIM Registers. When a particular drive is programmed for Sync DMA mode (SYNCDMA and SDMATIM Registers) AND a fast timing mode (IDETIMx or SIDETIM Register), DMA transfers are processed using the Sync DMA timing mode and PIO transfers are processed using the fast timing mode.



# 7.12.4.1 PIORDY Masking

When the IDETIMx[IE0] or IDETIMx[IE1] bits are '0" the external PIORDY signal is ignored and the internal PIORDY signal is assumed asserted at the first ISP sample point.

#### 7.12.4.2 PIO 32-Bit IDE Data Port Accesses

A 32-bit PCI transaction run to the IDE data address results in two back-to-back 16-bit transactions to the IDE data port. The 32-bit data port feature is enabled for all timings, not just enhanced timing. For compatible timings, a shutdown and startup latency is incurred between the two 16-bit halves of the IDE transaction. This guarantees that the chip selects will be negated for at least two PCI clocks between the two cycles.

#### 7.12.4.3 PIO IDE Data Port Prefetching and Posting

The 440MX can be programmed via the IDETIM Registers to allow data to be posted to and prefetched from the IDE data ports. Data prefetching is initiated when a data port read occurs. The read prefetch eliminates latency to the IDE data ports and allows them to perform back-to-back for the highest possible PIO data transfer rates. The first data port read of a sector is called the demand read. Subsequent data port reads from the sector are called prefetch reads. The demand read and all prefetch reads must be of the same size (16 or 32 bits).

Data posting is performed for writes to the IDE data ports. The transaction is completed on the PCI bus after the data is received by the 440MX. The 440MX then runs the IDE cycle to transfer the data to the drive. If the 440MX write buffer is non-empty and an unrelated (non-data) IDE transaction occurs, that transaction will be stalled until all current data in the write buffer is transferred to the drive.

# 7.12.5 BUS MASTER FUNCTION

The IDE interface integrated in the 440MX can act as a PCI bus master on behalf of an IDE slave device. By performing an IDE data transfer as a PCI bus master, the 440MX off-loads the CPU and improves system performance in multitasking environments.

### 7.12.5.1 Physical Region Descriptor Format

The physical memory region to be transferred during a data transfer is described by a Physical Region Descriptor (PRD). The PRDs are stored sequentially in a Descriptor Table in memory. The data transfer proceeds until all regions described by the PRDs in the table have been transferred. Note that the 440MX bus master IDE function does not support memory regions or Descriptor tables located on the X-bus.

Descriptor tables must be aligned on 64-Kbyte boundaries. Each PRD entry in the table is eight bytes in length. The first four bytes specify the byte address of a physical memory region, which must be Dword-aligned and cannot cross a 64-Kbyte boundary. The next two bytes specify the size or transfer count of the region in bytes (64-Kbyte limit per region). A value of zero in these two bytes indicates 64K (thus the minimum transfer count is 1). If bit 7 (EOT) of the last byte is a 1, it indicates that this is the final PRD in the Descriptor table. Bus master operation terminates when the last descriptor has been retired. Figure 24 illustrates the physical region descriptor table entries.






Figure 24. Physical Region Descriptor Table Entry

#### NOTE:

When the Bus Master IDE controller is reading data from the memory regions, bit 1 of the Base Address is masked and byte enables are asserted for all read transfers. The controller reads to a boundary of 64 bytes, regardless of the byte count field of the PRD. However, only the byte count value is transferred to the drive. When writing data, bit 1 of the Base Address is not masked and if set, causes the lower Word byte enables to be negated for the first Dword transfer. The write to PCI typically consists of a 32-byte cache line. If valid data ends prior to the end of the cache line, the byte enables are negated for invalid data.

The total sum of the byte counts in every PRD of the Descriptor table must be equal to or greater than the size of the disk transfer request. If greater than the disk transfer request, the driver must terminate the bus master transaction (by setting bit 0 in the Bus Master IDE Command Register to 0) when the drive issues an interrupt to signal transfer completion.

#### 7.12.5.2 Operation

To initiate a bus master transfer between memory and an IDE DMA slave device, the following steps are required:

- Software prepares a PRD table in system memory. Each PRD is eight bytes long and consists of an
  address pointer to the starting address and the transfer count of the memory buffer to be transferred. In
  any given PRD table, two consecutive PRDs are offset by eight bytes and are aligned on a four-byte
  boundary.
- Software provides the starting address of the PRD table by loading the PRD Table Pointer Register. The direction of the data transfer is specified by setting the Read/Write Control bit. Clear the Interrupt bit and Error bit in the Status Register.
- Software issues the appropriate DMA transfer command to the disk device. This includes the total amount of data to be transferred.
- 4. Engage the bus master function by writing a '1' to the Start bit in the Bus Master IDE Command Register. The first entry in the PRD table is fetched and loaded into the Current Base and Current Count Registers. The channel remains masked until the first descriptor is loaded.
- 5. The controller transfers data to/from memory responding to DMA requests from the IDE device. When the last data transfer for a memory region has been completed on the IDE interface, the next PRD is



fetched from the table. The controller then begins transferring data to or from that PRD's memory region.

- 6. The IDE device signals an interrupt once its programmed data count has been transferred. The IDE device also negates its DMA request signal, causing the 440MX to stop transferring data. If the 440MX has also transferred the final data from the last PRD memory region, it will reset the BMIDEA bit in the Status Register and mask the DMA request signal from the drive.
- In response to the interrupt, the software resets the Start/Stop bit in the Command Register. It then
  reads the controller status followed by the drive status to determine if the transfer completed
  successfully.

#### 7.12.6 "ULTRA DMA/33" SYNCHRONOUS DMA OPERATION

Ultra DMA/33 is a physical protocol used to transfer data between an Ultra DMA/33 capable IDE controller such as the 440MX and one or more Ultra DMA/33 capable IDE devices. It utilizes the standard Bus Master IDE functionality and interface to initiate and control the transfers. Ultra DMA/33 utilizes a "source synchronous" signaling protocol to transfer data at rates up to 33 Mbytes/second. The Ultra DMA/33 definition also incorporates a Cyclic Redundancy Checking (CRC-16) error checking protocol. CRC-16 only has the ability for detecting errors, not correcting them.

# 7.12.6.1 Signal Descriptions

Table 78 lists the IDE signals that are redefined for Sync DMA protocol implementation.

Standard IDE Ultra DMA/33 Read Ultra DMA/33 Write 440MX **Signal Definition Cycle Definition Cycle Definition** ChannelSignal PDIOW# STOP **STOP** PDIOW# PDIOR# DMARDY# **STROBE** PDIOR# **PIORDY STROBE** DMARDY# **PIORDY** 

Table 78. Ultra DMA/33 Control Signal Redefinition

PDIOW# is redefined as STOP for both read and write transfers. This is always driven by the 440MX and is used to request that a transfer be stopped or as an acknowledgment to stop a request from an IDE device. PDIOR# is redefined as DMARDY# for transferring data from the IDE device to the 440MX (read). It is used by the 440MX to signal when it is ready to transfer data and to add wait states to the current transaction. PDIOR# is redefined as STROBE for transferring data from the 440MX to the IDE device (write). It is the data strobe signal driven by 440MX on which data is transferred during each rising and falling edge transition.

The PIORDY signal is redefined as STROBE for transferring data from the IDE device to the 440MX (read). It is the data strobe signal driven by the IDE device on which data is transferred during each rising and falling edge transition. PIORDY is redefined as DMARDY# for transferring data form the 440MX to the IDE device (write). It is used by the IDE device to signal when it is ready to transfer data and to add wait states to the current transaction.

All other signals on the IDE connector retain their functional definitions during Ultra DMA/33 operation.



#### 7.12.6.2 Operation

Initial setup programming consists of enabling and performing the proper configuration of the 440MX and the IDE device for Ultra DMA/33 operation. For the 440MX, this consists of enabling Synchronous DMA mode and setting up appropriate Synchronous DMA timings.

When ready to transfer data to or from an IDE device, the Bus Master IDE programming model is followed. Once programmed, the drive and the 440MX control the transfer of data via the Ultra DMA/33 protocol. The actual data transfer consists of three phases: startup, data transfer, and burst termination.

The IDE device begins the startup phase by asserting DMARQ signal. When ready to begin the transfer, the 440MX asserts the DMACK# signal. When DMACK# is asserted, the host controller drives CS0# and CS1# inactive, PDA[2:0] low, and the IDE device drives IOCS16# inactive. For write cycles, the 440MX negates STOP, waits for the IDE device to assert DMARDY#, and then drives the first data word and STROBE signal. For read cycles, the 440MX three-states the PDD lines, negates STOP, and asserts DMARDY#. The IDE device then sends the first data word and STROBE.

The data transfer phase continues the burst transfers with the data transmitter (440MX writes, IDE device reads) providing data and toggling STROBE. Data is transferred (latched by receiver) on each rising and falling edge of STROBE. The transmitter can pause the burst by holding STROBE high or low, resuming the burst by again toggling STROBE. The receiver can pause the burst by negating DMARDY# and resumes the transfers by asserting DMARDY#. To prevent an internal line buffer overflow or underflow condition, the 440MX pauses the burst transaction and resumes after the condition has cleared. It may also pause a transaction if the current PRD byte count has expired, resuming after it has fetched the next PRD.

The current burst can be terminated by either the transmitter or receiver. A burst termination consists of a Stop Request, Stop Acknowledge and transfer of CRC data. A Burst must first be paused (as described) before it can be terminated. The 440MX can then stop the burst by asserting STOP, with the IDE device acknowledging by negating DMARQ. The IDE device can then stop the burst by negating DMARQ and the 440MX acknowledges by asserting STOP. The transmitter then drives the STROBE signal to a high level. The 440MX then drives the CRC value on to the PDD lines and negates DMACK#. The IDE device latches the CRC value on the rising edge of DMACK#. The 440MX terminates a burst transfer if a Programmed I/O (PIO) cycle is executed with the IDE channel currently running the burst, or upon transferring the last data from the final PRD.

# 7.12.6.3 CRC Calculation

Cyclic Redundancy Checking (CRC-16) is used for error checking on Ultra DMA/33 transfers. The CRC value is calculated for all data by both the 440MX and the IDE device over the duration of the Ultra DMA/33 burst transfer segment. This segment is defined as all data transferred with a valid STROBE edge from PDDAK# assertion to PDDAK# negation. At the end of the transfer burst segment, the 440MX drives the CRC value onto the PDD[15:0] signals. It is then latched by the IDE device on negation of PDDAK#. The IDE device compares the 440MX CRC value to its own and reports an error if there is a mismatch.

The timings for Ultra DMA/33 are programmed into the Ultra DMA/33 Timing Register. The programmable timings include Cycle Time (CT) and Ready to Pause (RP) time. CT represents the minimum pulse width of the active data strobe (STROBE) signal. RP represents the number of PCI clocks the 440MX waits for the negation of DMARDY# to the assertion of STOP when it desires to stop a burst read transaction.

### 7.12.6.4 Reference

The ATA Synchronous DMA Transfer Protocol (Proposal) rev 0.40 written by Quantum was used as a reference for the Synchronous DMA Mode section of this specification. The reference document contains



protocol rules, AC timings, and example state machines for the Sync DMA modes. To avoid conflicts due to document revisions, the protocol rules are not duplicated in this specification. Please reference the most recent revision of the reference document for protocol rules and AC timings.

# 7.13 X-bus

The 440MX incorporates a subset of a full ISA-compatible interface. The 440MX X-bus only supports 8-bit target I/O cycles and memory cycles. Primary supported devices on the X-bus are SIO, KBC, ROM BIOS. The BIOS address space for the X-bus is 512KB (SA[18:0]). The X-bus does not support 16-bit cycles or X-bus master cycles. The X-bus interface provides I/O recovery support, wait-state generation, and SYSCLK generation.

The X-bus is designed to interface to 3.3V or 5V peripherals residing on the main system board. All cycles intended for the X-bus are positively decoded. The X-bus provides the following support for motherboard devices:

- DMA between X-bus I/O devices and main memory with four DMA channels (Ch. 0-3). While these channels may be used by any X-bus DMA device, typically three of the four channels are used by an external floppy disk controller, parallel port controller, and IR controller.
- 8-bit "Super I/O" interface with dedicated positively decoded I/O ranges at 1-of-n legacy addresses for floppy, parallel port, and serial port.
- Two positive decode variable ranges for other peripherals.
- Keyboard controller interface with dedicated KBCCS# chip select (claims addresses 60h and 64h).
- Two programmable I/O chip selects. The programmable ranges for these chip selects are defined in the PCI configuration space. These ranges are distinct from the programmable ranges mentioned in item 3 above. These devices are assumed to be on the X-bus.

The X-bus interface supports the following cycle types:

- CPU-initiated I/O and memory cycles to the X-bus. Cycles initiated from the external PCI bus are not supported.
- Compatible timing DMA cycles between main memory and X-bus I/O.

DMA cycles are shown and described in Section 7.6.

### 7.13.1 TARGET I/O INTERFACE

The 440MX executes X-bus I/O cycles as an X-bus master whenever a CPU-initiated I/O cycle is targeted to the X-bus.

Figure 25 illustrates the I/O cycle timings supported by the 440MX. As an X-bus master, the 440MX executes compressed cycles whenever ZEROWS# is detected asserted.






Figure 25. ISA 8-bit I/O Cycles

# 7.13.2 X-BUS CLOCK (SYSCLK) GENERATION

The 440MX generates the X-bus system clock, SYSCLK. SYSCLK is based on a divide-by-4 of PCICLK and has a frequency of 8.25 MHz, based on a PCICLK frequency of 33 MHz. SYSCLK may be stretched to speed up accesses to the X-bus. When the 440MX stops PCICLK, it also stops SYSCLK.

# 7.13.3 WAIT STATE AND SHORTENED CYCLE GENERATION

The 440MX adds wait states during I/O target cycles to the X-bus if IOCHRDY is sampled de-asserted. Wait states are added as long as IOCHRDY is low.

The 440MX shortens the I/O target cycles (not including DMA) if ZEROWS# is sampled active.

## NOTE:

If IOCHRDY is sampled de-asserted and ZEROWS# is sampled asserted simultaneously, the IOCHRDY level takes precedence and wait states will be added.



# 7.13.4 I/O RECOVERY

The I/O recovery mechanism in the 440MX is used to add additional recovery delay between consecutive CPU-originated cycles to the X-bus. The 440MX automatically forces a minimum delay of 3.5 SYSCLKs between back-to-back I/O cycles to the X-bus (see exception below). This delay is measured from the rising edge of the first I/O command (IOR# or IOW#) to the falling edge of the next I/O command. If a delay of greater than 3.5 SYSCLKs is required by the peripheral, the X-bus I/O Recovery Time Register at Configuration Register 4Ch in Device #7, Function 0 can be programmed to increase the delay in increments of SYSCLKs.

**Exception:** No I/O recovery delay is inserted for back-to-back I/O "sub-cycles" generated as a result of byte assembly or disassembly.

# 7.14 System Management Bus (SMBus)

The System Management Bus (SMBus) is a two-wire interface through which the system can communicate with simple power-related chips. With SMBus, a device can provide manufacturer information, indicate its model/part number, save its state for a Suspend event, report different types of errors, accept control parameters, and return status.

The 440MX provides an SMBus host controller, host controller slave port, and two SMBus slave shadow ports (see Figure 26). The SMBus host controller provides a mechanism for the processor to initiate communications with SMBus peripherals. This can be used to configure system devices or to query devices for status. The SMBus slave interface provides a mechanism for other SMBus masters to communicate with the 440MX and can be used to generate interrupts or Resume events for a suspended system. The 440MX also supports the SMBus ALERT# protocol. The 440MX SMBus controller has 3.3V input buffers, which requires the system's SMBus to be designed with a 3.3V termination voltage. The programming model is split between Function 3 PCI Configuration Registers and SMBus I/O Space Registers.

The System Management Bus is a subset of the Philips\* I<sup>2</sup>C\* protocol.

# 7.14.1 SMBUS HOST INTERFACE

An SMBus Host Controller is used to send commands to various SMBus devices. The 440MX SMBus controller implements a full host controller implementation. The 440MX SMBus controller supports the following seven command protocols of the SMBus interface (see the *System Management Bus Specification*, *Revision 1.0*):

- Quick Command
- Send Byte
- Receive Byte
- Write Byte/Word
- Read Byte/Word
- Block Read
- Block Write






Figure 26. 440MX SMBus Interfaces

To execute an SMBus host transaction, the type of transfer protocol, the address of SMBus device, the device specific command, the data, and any control bits are first setup. Then the START bit is set, which causes the host controller to execute the transaction. When the transaction completes, the 440MX generates an interrupt, if enabled. The interrupt can be selected by IRQ9 or SMI#. The system software can wait for the interrupt to signal completion or it can monitor the HOST\_BUSY status bit. An interrupt is also signaled if an error occurred during the transaction or if the transaction was terminated by the software setting the KILL bit. The SMBHSTCNT, SMBHSTCMD, SMBHSTADD, SMBHSTDATO, SMBHSTDAT1, and SMBBLKDAT Registers should not be accessed after setting the START bit while the HOST\_BUSY bit is active (until transaction completion).

The SMBus controller does not respond to the START bit being set unless all interrupt status bits in the SMBHSTSTS Register have been cleared.

For Block Read or Block Write protocols, the data is stored in a 32-byte block data storage array. This array is addressed via an internal index pointer, which is initialized to zero on each read of the SMBHSTCNT Register. After each access to the SMBBLKDAT Register, the index pointer is incremented by one. For Block Write transactions, the data to be transferred is stored in this array and the byte count is stored in the SMBHSTDATO Register prior to initiating the transaction. For Block Read transactions, the SMBus peripheral determines the amount of data transferred. After the transaction completes, the byte count transferred is located in SMBHSTDATO Register and data is stored in the block data storage array. Accesses to the array during execution of the SMBus transaction always start at address 0.

Any register values needed for computation purposes should be saved prior to the starting of a new transaction, as the SMBus host controller updates the registers while executing the new transaction.



# 7.14.2 SMBUS SLAVE INTERFACE

The 440MX supports three separate mechanisms for SMBus peripherals to communicate to the 440MX. In addition to transferring data, these mechanisms can generate an interrupt or resume the system from a Suspend state.

The first mechanism consists of accesses to the SMBus controller host slave port at address 10h. (Note that this address is actually 0001 000x as this is a 7-bit address (bits[7:1]) with bit 0 being an R/W bit.) The host slave port responds to Word Write transactions only with the incoming data being stored in the SMBSLVDAT Register and incoming command in the SMBSHDWCMD Register. An interrupt or Resume event is generated (if enabled) if the incoming command matches the command stored in the SMBSLVC Register and at least one bit read into the SMBSLVDAT Register matches with the corresponding bit in the SMBSLVEVT Register.

The second mechanism monitors accesses to the SMBus controller slave shadow ports at addresses stored in the SMBSHDW1 and SMBSHDW2 Registers. The shadow slave ports responds to Word Write transactions only with the incoming data being stored in the SMBSLVDAT Register and incoming command being stored in the SMBSHDWCMD Register. An interrupt or Resume event is generated (if enabled) when the slave shadow ports are accessed.

The SLV\_BSY bit indicates that the 440MX slave interface is receiving an incoming message. The SMBSLVCNT, SMBSHDWCMD, SMBSLVEVT, SMBSLVDAT, and SMBSLVC Registers should not be accessed while the SLV\_BSY bit is active (until completion of transaction).

The third method for SMBus devices to communicate with the 440MX is with the SMBALERT# signal. When enabled and the SMBALERT# signal is asserted, the 440MX generates an interrupt or resumes the system from a Suspend state. This simple mechanism allows a device without SMBus master capabilities to request service from the SMBus host (440MX). To determine which device asserted the SMBALERT# signal, the 440MX host controller should be programmed to execute a read command using the Alert Response Address.

Once the slave interface has received a transaction and generated an interrupt, it stops responding to new requests until all interrupt status bits in the SMBSLVSTS Register are cleared.

# 7.15 GPIO

The 440MX contains 31 general-purpose input and output signals that can be used for system customization. The signals are grouped into the following two categories:

- General Purpose Outputs (GPO) Standard non three-stateable outputs
- General Purpose Inputs (GPI) Standard input

Depending on the general configuration, not all of the GPIO signals will be available because they may be used for some other dedicated function.

## 7.15.1 CONFIGURATION

The 440MX signals are configured through the PCI Configuration Function 0, Registers B0-B3, D4-DB, E0-E3. The BIOS must set the configuration of the signals before attempting to use them.

The General Signal and Configuration Register (Device #7, Function 0 PCI Config Space) bits that affect the following GPIOs: REQA#, GNTA#, SERIRQ and IRQ8# remain in the same power plane (i.e., the core power plane). GPI\_REG:32 (Dev #7, Function 3, Power Management I/O Space) is in the core well and is reset by PCIRST# (not RSMRST#).



# 7.16 System Clocking




Figure 27. System Clocking

The SMBus clock runs at  $\frac{1}{2}$  the RTC clock rate, while the internal block of the SMBus controller runs at the RTC clock rate.



Table 79. System Clocking

Clock Domain	Frequency (MHz)	Usage
HCLKIN	66	CPU I/F
DCLKO	66	SDRAM Clock
PCLKIN	33	PCI Bus, IDE Controller
CLK48	48	USB
AC'97	12.288	AC'97 Link
osc	14.31818	8254, ACPI
RTC	0.032768	RTC, Power Management
HCLKIN	C0, C1, C2	CPUSTP# (C3, S1-S5)
DCLKO	C0-C3, S1-S3	SUSC# (S4, S5)
PCLKIN	C0-C3	PCISTP# (S1-S5)
CLK48	C0-C3	SUSA# (S1-S5)



# 8. PINOUT AND PACKAGE INFORMATION

# **8.1 440MX Pinout**

Figure 28 and Figure 29 show the ball footprint of the 440MX package in a top-side view and a pin-side view, respectively. These figures represent the pinout by ball number. For an alphabetical list of the pinout by signal name, refer to Table 81.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	
А	O	O IGNNE#	O NMI	PREQ3#0	O AD1	O AD6	O AD7	AD8	O AD5	O AD14	O AD13	FRAME#	C/BE2#	O PREQ1#	PCICLK	O AD25	O AD28	O HD62#	O HD58#	O HD53#	O HD42#	O HD51#	O HD28#	O HD35#	O HD29#	O vss	
В	FERR#	O INIT#	INTR	PIO29 A20M#	PGNT3# GPIO30	0	O AD4	AD2	O AD9	C/BE1#	O AD15	PAR	AD30	O AD20	O AD26	0	CLKRUN#	0	O HD57#	O HD41#	O HD43#	HD36#	O HD33#	O HD24#	O HD16#	O HD31#	
С	AC_BIT_	O SMI#	VCC	O A20GATE	0	O PIRQC#	O	O AD10	O AD16	O AD19	O AD24	O AD21	O AD27	Vss	O AD31	O PGNT 1#	O HD40#	O HD52#	Vss	O HD49#	O HD34#	VSS	O HD27#	O HD21#	O HD13#	O HD26#	
D	AC_SYN	AC_DAT	CPUSTP#	0	PIRQA#	GPI022 C REQA#	ADO	O SERR#	O IRDY#	O AD11	O AD17	O AD23	C/BE3#	O PGNT2#	O PREQ0#	O HD63#	O HD56#	O HD55#	O HD45#	O HD44#	O HD37#	O HD39#	O HD20#	O HD3#	O HD18#	O HD19#	
Е		A INU	0	PCISTP	0	0	O AD3	O DEVSEL#	O AD12	O AD18	VCC	0	0	0	O PGNT0#	O HD50#	O HD54#	O HD59#	O HD48#	O HD46#	O HD32#	O HD25#	O HD30#	VSS	O HD7#	O HD2#	
F	0	AC_RST#	Vss	O GPI01	O IRQ14	0	REFVCC	O PLOCK#	○ STOP#	O TRDY#							O HD61#	O HD47#	O HD38#	O VITTB	O	GTLREF	O HD11#	O HD17#	O HD5#	O HD14#	
G	GPI00 SUSC#	SUSB#	O SUSA#	O GPI018	AC SDAT	0															O vcc	O HD22#	O HD12#	O HD0#	O HD10#	O HD1#	
Н	SUSCLK	O PWR BTN#	O BTLW#	LID	A_OUT	O THRM#															O HD8#	O HD23#	O HA27#	O	O HD15#	O HD4#	
J	USB	SMB	0	GPI010 RI# GPI012	0	GPIO8 GPIO9															O HA18#	O HD9#	O HA26#	HCLKIN	O HD6#	CPURST#	
К	PRT0+ O VSSUSB	USB PRT1+	0	GPI012 GPI017	0	VCCSUS															O	O HA23#	O HA20#	O	O HA31#	O HA30#	
L	OC0#	USB PRT1-	SUS STAT#	USB PRT0-	VCCUSE						VCC	Vss	VCC	VCC	Vss	VCC						O HA16#	O HA21#	O HA29#	HA24#	O HA17#	
М	O RTCX1	PWROK	O RTCX2	001#	RSMRST	ī#					O	Vss	VSS	O vss	Vss	O						O HA13#	O HA12#	O HA11#	O HA22#	O HA25#	
N	CLK48	VCCRTC	O vss	O PCS0#	O GPIO15						VCC	VSS	O	VSS	O vss	VCC						O HA5#	O HA28#	O HAS#	O HA19#	O HA15#	
Р	O SPKR	ZEROWS	O PCS1#	GPI019 DACK3# GPI028	O DREQ3						VCC	VSS	O	VSS	O vss	VCC						O HA7#	O HA10#	O vss	O HA3#	O HA14#	
R	GPIO14 O IOCHRDY	0	0	GPI028 BI0SCS#	KBCCS#						O	O	O	O	O	O						O DEFER#	0	O BPRI#	O HA6#	O BNR#	
Т	O SD7	SD2	0	RSTDRV	GPI026 MCCS# GPI025						VCC	Vss	O VCC	VCC	O	VCC						0	HREQ1#	0	O HA9#	HREON#	
U	0	O MEMW#	O IOW#	DREQ2	GPIO25 SA18	O SA16															O DBSY#	ORDY#	0	O	O HREQ4#	O HITM#	
V	O DREQ1	SD1	SYSCLK	0	SDO	O SD4															O RS2#	MD63	O HIT#	O RS1#	O HREQ3#	0	
w	O SA9	O SA14	O	O SA17	O SA12	IRQ5															O MD28	MD27	MD29	MD31	BREQ0#	C) RS0#	
Υ	O SA15	O IRQ8	O IRQ3	O IOR#	DACK1#	0															O MD20	MD26	MD30	O MD60	O MD61	O MD62	
AA	O SA10	O SA4	O SA6	DACK0#	0	O PDA1	PDD0	O PDD7	O PDD12	O PDD9							VCC	CKE0#	O WE#	O	VCC	MD21	MD25	VSS	MD58	MD57	
AB	DACK2#	SAS	O SA8	Osc	0	O PDCS1#	0	0	PDD8	MD33	O MD35	MD38	VCC	O MD40	O MD44	O MD45	CKE1#	O MA5≢	CKE2#	O MD16	O MD19	O MD18	MD24	O MD59	DCLK	MD56	
AC	SAO	O SA11	O SA13	SA7	PDCS3#	0	PDD5	PDD10	O MD32	MD5	MD34	MD36	O MD41	MD43	MD46	CS3#	MA1#	MA4#	O MA2#	CKE3#	O MD17	MD23	MD22	DCLKO	DOM3	DQM7	
AD	SA2	O IRQ1	VCC	O TC	PDD2	Vss	PDA2	PDD3	O MD4	VSS	MD37	MD42	MD39	O	MD11	DOMO	MD47	VSS	CS2#	O MA6#	O MA11#	VSS	MD53	O	O DQM2	DQM6	
AE	O SA1	O SA3	IRO7	DREQU	PDD4	PDD1	PDD11	PDD14	MD0	O MD3	MD6	MD10	MD12	MD15	DOM4	SRAS#	CS1#	MAGE	O MA3#	O MA7#	O MA9#	O MA10	MD48	O MD49	O MD52	O MD54	
AF	VSS	IRQ12	IRQ4	0	0	PDIOR#	0	PDA0	MD1	MD3	MD7	MD8	MD12	MD13	MD14	DOM1	DOMS	SCAS#	CS0#	MAS#	MA12#	MA13	MD50	MD51	MD52 MD55	VSS	
l	****	musi2	mu-i	555	· DUNC	· DIONE	. 55 13									Dumi	Dumi	Junus	0307	- Invest	mir uzī		mood			0001-0	J 1

Figure 28. 440MX Pinout (Top Side View)






Figure 29. 440MX Pinout (Pin Side View)

# 8.2 440MX Package Dimensions

Figure 30 and Figure 31 illustrate the 440MX PCIset mechanical dimensions (see Table 80 for dimension values) in a top/side view and a bottom view, respectively. The package is a 492 ball grid array (BGA).






Figure 30. 440MX BGA Package Dimensions (Top and Side View)






Figure 31. 440MX BGA Package Dimensions (Bottom View)





Table 80. 440MX Package Dimensions

Symbol	E = 1.27 mm (solder ball pitch)						
	Min (mm)	Nominal (mm)	Max (mm)				
Α	2.17	2.38	2.59				
A1	0.50	0.60	0.70				
A2	1.12	1.17	1.22				
В	0.60	0.75	0.90				
С	0.55	0.61	0.67				
D	34.80	35.00	35.20				
D1	29.75	30.00	30.25				
Е	34.80	35.00	35.20				
E1	29.75	30.00	30.25				
I		1.63 REF.					
J		1.63 REF.					
М		26 x 26 Matrix					
N		4.92					



Table 81. Alphabetical BGA Pin List

Signal Name	Pin
A20GATE	C4
A20M#	B4
AC_BIT_CLK	C1
AC_SDATA_IN0	D2
AC_SDATA_IN1	E1
AC_RST#	F2
AC_SDATA_OUT	G5
AC_SYNC	D1
AD0	D7
AD1	A5
AD2	B8
AD3	E7
AD4	B7
AD5	A9
AD6	A6
AD7	A7
AD8	A8
AD9	B9
AD10	C8
AD11	D10
AD12	E9
AD13	A11
AD14	A10
AD15	B11
AD16	C9
AD17	D11
AD18	E10
AD19	C10

Signal Name	Pin
AD20	B14
AD21	C12
AD22	E13
AD23	D12
AD24	C11
AD25	A16
AD26	B15
AD27	C13
AD28	A17
AD29	B16
AD30	B13
AD31	C15
ADS#	V26
BIOSCS#	R4
BNR#	R26
BPRI#	R24
BREQ0#	W25
BATLOW# / GPIO11	НЗ
C/BE0#	B6
C/BE1#	B10
C/BE2#	A13
C/BE3#	D13
CKE0#	AA18
CKE1#	AB17
CKE2#	AB19
CKE3#	AC20
CLK48	N1
CLKRUN#	B17

	I
Signal Name	Pin
CPURST#	J26
CPUSTP#	D3
CS0#	AF19
CS1#	AE17
CS2#	AD19
CS3#	AC16
DACK0#	AA4
DACK1#	Y5
DACK2#	AB1
DACK3# / GPIO28	P4
DBSY#	U21
DCLK	AB25
DCLKO	AC24
DEFER#	R22
DEVSEL#	E8
DQM0	AD16
DQM1	AF16
DQM2	AD25
DQM3	AC25
DQM4	AE15
DQM5	AF17
DQM6	AD26
DQM7	AC26
DRDY#	U22
DREQ0	AE4
DREQ1	V1
DREQ2	U4
DREQ3 / GPIO27	P5



Signal Name	Pin
EXSMI# / GPIO24	E2
FERR#	B1
FRAME#	A12
GNTA# / GPIO3	C5
GPIO1	F4
GPIO4	J5
GPIO5	AF4
GPIO9	J6
GPIO13	R3
GPIO15	N5
GPIO17	K4
GPIO18	G4
GPIO20	K3
GTLREF	F22
HA3#	P25
HA4#	R23
HA5#	N22
HA6#	R25
HA7#	P22
HA8#	N24
HA9#	T25
HA10#	P23
HA11#	M24
HA12#	M23
HA13#	M22
HA14#	P26
HA15#	N26
HA16#	L22
HA17#	L26
HD43#	B21

Signal Name	Pin
HA18#	J21
HA19#	N25
HA20#	K23
HA21#	L23
HA22#	M25
HA23#	K22
HA24#	L25
HA25#	M26
HA26#	J23
HA27#	H23
HA28#	N23
HA29#	L24
HA30#	K26
HA31#	K25
HCLKIN	J24
HD0#	G24
HD1#	G26
HD2#	E26
HD3#	D24
HD4#	H26
HD5#	F25
HD6#	J25
HD7#	E25
HD8#	H21
HD9#	J22
HD10#	G25
HD11#	F23
HD12#	G23
HD13#	C25
IGNNE#	A2

Signal Name	Pin
HD14#	F26
HD15#	H25
HD16#	B25
HD17#	F24
HD18#	D25
HD19#	D26
HD20#	D23
HD21#	C24
HD22#	G22
HD23#	H22
HD24#	B24
HD25#	E22
HD26#	C26
HD27#	C23
HD28#	A23
HD29#	A25
HD30#	E23
HD31#	B26
HD32#	E21
HD33#	B23
HD34#	C21
HD35#	A24
HD36#	B22
HD37#	D21
HD38#	F19
HD39#	D22
HD40#	C17
HD41#	B20
HD42#	A21
MA12#	AF21

# intel

Signal Name	Pin
HD44#	D20
HD45#	D19
HD46#	E20
HD47#	F18
HD48#	E19
HD49#	C20
HD50#	E16
HD51#	A22
HD52#	C18
HD53#	A20
HD54#	E17
HD55#	D18
HD56#	D17
HD57#	B19
HD58#	A19
HD59#	E18
HD60#	B18
HD61#	F17
HD62#	A18
HD63#	D16
HIT#	V23
HITM#	U26
HLOCK#	U23
HREQ0#	T26
HREQ1#	T23
HREQ2#	T22
HREQ3#	V25
HREQ4#	U25
HTRDY#	T24
MD27	W22

Signal Name	Pin
INIT#	B2
INTR	В3
IOCHRDY	R1
IOR#	Y4
IOW#	U3
IRDY#	D9
IRQ1	AD2
IRQ3	Y3
IRQ4	AF3
IRQ5	W6
IRQ6	Y2
IRQ7	AE3
IRQ8# / GPIO6	H5
IRQ12	AF2
IRQ14	F5
KBCCS# / GPIO26	R5
LID / GPIO10	H4
MA0#	AE18
MA1#	AC17
MA2#	AC19
MA3#	AE19
MA4#	AC18
MA5#	AB18
MA6#	AD20
MA7#	AE20
MA8#	AF20
MA9#	AE21
MA10	AE22
MA11#	AD21
MD57	AA26

Signal Name	Pin
MA13	AF22
MCCS# / GPIO25	T5
MD0	AE9
MD1	AF9
MD2	AF10
MD3	AE10
MD4	AD9
MD5	AC10
MD6	AE11
MD7	AF11
MD8	AF12
MD9	AF13
MD10	AE12
MD11	AD15
MD12	AE13
MD13	AF14
MD14	AF15
MD15	AE14
MD16	AB20
MD17	AC21
MD18	AB22
MD19	AB21
MD20	Y21
MD21	AA22
MD22	AC23
MD23	AC22
MD24	AB23
MD25	AA23
MD26	Y22
PDD6	AB8





Signal Name	Pin
MD28	W21
MD29	W23
MD30	Y23
MD31	W24
MD32	AC9
MD33	AB10
MD34	AC11
MD35	AB11
MD36	AC12
MD37	AD11
MD38	AB12
MD39	AD13
MD40	AB14
MD41	AC13
MD42	AD12
MD43	AC14
MD44	AB15
MD45	AB16
MD46	AC15
MD47	AD17
MD48	AE23
MD49	AE24
MD50	AF23
MD51	AF24
MD52	AE25
MD53	AD23
MD54	AE26
MD55	AF25
MD56	AB26
PWROK	M2

Signal Name	Pin
MD58	AA25
MD59	AB24
MD60	Y24
MD61	Y25
MD62	Y26
MD63	V22
MEMR#	U1
MEMW#	U2
NMI	А3
OC0#	L1
OC1#	M4
OSC	AB4
PAR	B12
PCICLK	A15
PCIRST#	E12
PCISTP#	E4
PCS0# / GPIO19	N4
PCS1# / GPIO16	P3
PDA0	AF8
PDA1	AA6
PDA2	AD7
PDCS1#	AB6
PDCS3#	AC5
PDD0	AA7
PDD1	AE6
PDD2	AD5
PDD3	AD8
PDD4	AE5
PDD5	AC7
SA18	U5

	_
Signal Name	Pin
PDD7	AA8
PDD8	AB9
PDD9	AA10
PDD10	AC8
PDD11	AE7
PDD12	AA9
PDD13	AF7
PDD14	AE8
PDD15	AC6
PDDAK#	AB5
PDDRQ	AF5
PDIOR#	AF6
PDIOW#	AB7
PGNT0#	E15
PGNT1#	C16
PGNT2#	D14
PGNT3# / GPIO30	B5
PIORDY	AA5
PIRQA#	D5
PIRQB#	E5
PIRQC# / GPIO22	C6
PIRQD# / GPIO23	E6
PLOCK#	F8
PME# / GPIO0	F1
PREQ0#	D15
PREQ1#	A14
PREQ2#	E14
PREQ3# / GPIO29	A4
PWRBTN#	H2
USBPRT0+	J1

# intel

Signal Name	Pin
RCIN#	D4
REFVCC	F7
REQA# / GPIO2	D6
RI# / GPIO12	J4
RS0#	W26
RS1#	V24
RS2#	V21
RSMRST#	M5
RSTDRV	T4
RTCX1	M1
RTCX2	M3
SA0	AC1
SA1	AE1
SA2	AD1
SA3	AE2
SA4	AA2
SA5	AB2
SA6	AA3
SA7	AC4
SA8	AB3
SA9	W1
SA10	AA1
SA11	AC2
SA12	W5
SA13	AC3
SA14	W2
SA15	Y1
SA16	U6
SA17	W4
VSS	A1

Signal Name	Pin
SCAS#	AF18
SD0	V5
SD1	V2
SD2	T2
SD3	R2
SD4	V6
SD5	V4
SD6	Т3
SD7	T1
SERIRQ / GPIO7	F6
SERR#	D8
SMBCLK	J3
SMBDATA	J2
SMI#	C2
SPKR / GPIO14	P1
SRAS#	AE16
STOP#	F9
STPCLK#	E3
SUS_STAT#	L3
SUSA#	G3
SUSB#	G2
SUSC#	G1
SUSCLK	H1
SYSCLK	V3
TC	AD4
TEST#	K5
THRM# / GPIO8	H6
TRDY#	F10
USBPRT0-	L4
VSS	M13

Signal Name	Pin
USBPRT1-	L2
USBPRT1+	K2
vcc	C3
vcc	AD3
VCC	G6
VCC	Y6
VCC	E11
VCC	L11
VCC	N11
VCC	P11
VCC	T11
VCC	L13
VCC	T13
VCC	AB13
VCC	L14
VCC	T14
VCC	L16
VCC	N16
VCC	P16
VCC	T16
VCC	AA17
VCC	G21
VCC	AA21
VCC	AD24
VCCRTC	N2
VCCSUS	K6
VCCUSB	L5
VSS	C19
VSS	AA20
VSS	F21



Signal Name	Pin
VSS	AF1
VSS	F3
VSS	N3
VSS	W3
VSS	AD6
VSS	C7
VSS	AD10
VSS	M11
VSS	R11
VSS	L12
VSS	M12
VSS	N12
VSS	N15
VSS	P15
VSS	R15
VSS	T15

Signal Name	Pin
VSS	N13
VSS	P13
VSS	R13
VSS	C14
VSS	M14
VSS	P12
VSS	R12
VSS	T12
VSS	N14
VSS	AD14
VSS	L15
VSS	M15
VSS	M16
VSS	R16
VSS	AD18
VSSUSB	K1

	_
Signal Name	Pin
VSS	C22
VSS	AD22
VSS	E24
VSS	H24
VSS	K24
VSS	P14
VSS	R14
VSS	P24
VSS	U24
VSS	AA24
VSS	A26
VSS	AF26
VTTA	K21
VTTB	F20
WE#	AA19
ZEROWS# / GPIO21	P2

# intel

Table 82. GPIO Pin List

Signal Name	Pin
GPIO0 / PME#	F1
GPIO1	F4
GPIO2 / REQA#	D6
GPIO3 / GNTA#	C5
GPIO4	J5
GPIO5	AF4
GPIO6 / IRQ8#	H5
GPIO7 / SERIRQ	F6
GPIO8 / THRM#	H6
GPIO9	J6
GPIO10 / LID	H4

Signal Name	Pin
GPIO11 / BATLOW#	НЗ
GPIO12 / RI#	J4
GPIO13	R3
GPIO14 / SPKR	P1
GPIO15	N5
GPIO16 / PCS1#	P3
GPIO17	K4
GPIO18	G4
GPIO19 / PCS0#	N4
GPIO20	K3
GPIO21 / ZEROWS#	P2

Signal Name	Pin
GPIO22 / PIRQC#	C6
GPIO23 / PIRQD#	E6
GPIO24 / EXSMI#	E2
GPIO25 / MCCS#	T5
GPIO26 / KBCCS#	R5
GPIO27 / DREQ3	P5
GPIO28 / DACK3#	P4
GPIO29 / PREQ3#	A4
GPIO30 / PGNT3#	B5