

Process C1210 CMOS 1.2μm Zero Threshold Devices

Electrical Characteristics

T=25°C Unless otherwise noted

				. == =		
N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	VT _N	0.55	0.75	0.95	V	100x1.2μm
Body Factor	γ_{N}		0.34		V1/2	100x1.2μm
Conduction Factor	βN	64	75	86	μA/V ²	100x100μm
Effective Channel Length	Leff _N	0.8	1.0	1.2	μm	100x1.2μm
Width Encroachment	ΔW_N		0.6		μm	Per side
Punch Through Voltage	BVDSS _N	9			V	
Poly Field Threshold Voltage	VTF _{P(N)}	10			V	

Zero Vt N-Channel Transis.	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	VT_{ZLN}	0.00	0.15	0.30	V	100x100μm
Body Factor	$\gamma_{ m ZLN}$		0.348		V1/2	100x100μm
Conduction Factor	βzln	75	90	105	μΑ/V²	100x100μm
Saturation Current	I _{DSATZN}	28	34	40	mΑ	100x1.5μm

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	VT _P	-0.7	-0.9	-1.1	V	100x1.2μm
Body Factor	γ_{P}		0.38		V1/2	100x1.2μm
Conduction Factor	βР	21	25	29	μ A/V ²	100x100μm
Effective Channel Length	Leff _P	0.9	1.1	1.3	μm	100x1.2μm
Width Encroachment	ΔW_{P}		0.8		μm	Per side
Punch Through Voltage	BVDSS _P	-9.0			V	
Poly Field Threshold Voltage	VTF _{P(P)}	-10.0			V	

Zero Vt P-Channel Transis.	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	VT_{ZLP}	-0.3	-0.1	0.1	V	100x100μm
Body Factor	γ_{ZLP}		0.36		V1/2	100x100μm
Conduction Factor	β_{ZLP}	21	26	31	μA/V ²	100x100μm
Saturation Current	I _{DSATZP}	-11	-15	-19	mA	100x1.5μm

© IMP, Inc. 47

Process C1210

Electrical Characteristics

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	0.6	1.0	1.3	ΚΩ/□	n-well
N+ Sheet Resistance	ρ_{N+}	20	35	50	Ω/\Box	
N+ Junction Depth	X _{jN+}		0.35		μm	
P+ Sheet Resistance	ρ _{P+}	50	75	100	Ω/\Box	
P+ Junction Depth	X _{jP+}		0.35		μm	
Gate Oxide Thickness	T _{GOX}		24		nm	
Field Oxide Thickness	T _{FIELD}		800		nm	
Gate Poly Sheet Resistance	ρ_{POLY2}	15	22	30	Ω/\square	
Bottom Poly Sheet Res.	ρ _{POLY1}		35		Ω/\Box	
Metal-1 Sheet Resistance	ρ_{M1}		50		mΩ/□	
Metal-2 Sheet Resistance	ρ_{M2}		30		mΩ/□	
Passivation Thickness	T _{PASS}		200+900		nm	oxide+nit.


Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	Cox	1.28	1.38	1.58	fF/μm²	
Metal-1 to Poly-1	C _{M1P}		0.057		fF/μm²	
Metal-1 to Silicon	C _{M1S}				fF/μm²	
Metal-2 to Metal-1	Смм		0.035		fF/μm²	
Poly-1 to Poly-2	C _{P1P2}	0.69	0.86	1.03	fF/μm²	

Process C1210


Physical Characteristics

Starting Material	EPI P <100>	N+/P+ Width/Space	2.5/ 2.0μm
Starting Mat. Resistivity	7 - 8.5 Ω-cm	N+ To P+ Space	9.0μm
Typ. Operating Voltage	5V	Contact To Poly Space	1.5μm
Well Type	N-well	Contact Overlap Of Diffusion	1.0μm
Metal Layers	2	Contact Overlap Of Poly	1.0μm
Poly Layers	2	Metal-1 Overlap Of Contact	1.0μm
Contact Size	1.5x1.5μm	Metal-1 Overlap Of Via	1.0μm
Via Size	1.5x1.5μm	Metal-2 Overlap Of Via	1.0μm
Metal-1 Width/Space	2.5 / 1.5μm	Minimum Pad Opening	65x65μm
Metal-2 Width/Space	2.5 / 1.5μm	Minimum Pad-to-Pad Spacing	5.0μm
Gate Poly Width/Space	1.5 / 2.0μm	Minimum Pad Pitch	80.0μm

Special Feature of C1210 Process: This process offers zero threshold n- and p-channel transistors in addition to normal threshold transistors of CMOS 1.2µm technology.



Cross-Sectional view of the LVMOS process



© IMP, Inc. 49