

N-Channel 60-V (D-S) MOSFET

PRODUCT SUMMARY		
V _{DS} (V)	r _{DS(on)} (Ω)	I _D (A)
60	0.019 @ V _{GS} = 10 V	10
	0.028 @ V _{GS} = 4.5 V	8.2

FEATURES


- TrenchFET® Power MOSFET
- New Low Thermal Resistance
- PowerPAK® 1212-8 Package with Low 1.07-mm Profile
- 100% R_g Tested



RoHS
COMPLIANT
Available


APPLICATIONS

- Primary Side Switch
- Synchronous Rectification



Ordering Information: Si7120DN-T1
Si7120DN-T1-E3 (Lead (Pb)-Free)

Bottom View



N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C UNLESS OTHERWISE NOTED)

Parameter	Symbol	10 secs	Steady State	Unit
Drain-Source Voltage	V _{DS}	60	±20	V
Gate-Source Voltage	V _{GS}			
Continuous Drain Current (T _J = 150 °C) ^a	T _A = 25 °C	I _D	10	A
	T _A = 70 °C		8.0	
Pulsed Drain Current	I _{DM}	40		
Continuous Source Current (Diode Conduction) ^a	I _S	3.2	1.3	
Single Avalanche Current	I _{AS}	22		mJ
Single Avalanche Energy	E _{AS}	24		
Maximum Power Dissipation ^a	T _A = 25 °C	P _D	3.8	W
	T _A = 70 °C		2.4	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150		°C
Soldering Recommendations (Peak Temperature) ^{b,c}		260		

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^a	t ≤ 10 sec	R _{thJA}	26	°C/W
	Steady State		65	
Maximum Junction-to-Case (Drain)	R _{thJC}	1.9	2.4	

Notes

- Surface Mounted on 1" x 1" FR4 Board.
- See Solder Profile (<http://www.vishay.com/doc?73257>). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.



MOSFET SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)







Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1.5	2.5	3.5	V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}$		1	5	μA
		$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$				
On-State Drain Current ^a	$I_{D(\text{on})}$	$V_{DS} \geq 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			A
Drain-Source On-State Resistance ^a	$r_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$		0.015	0.019	Ω
		$V_{GS} = 4.5 \text{ V}, I_D = 8.2 \text{ A}$		0.023	0.028	
Forward Transconductance ^a	g_{fs}	$V_{DS} = 15 \text{ V}, I_D = 10 \text{ A}$	35			S
Diode Forward Voltage ^a	V_{SD}	$I_S = 3.2 \text{ A}, V_{GS} = 0 \text{ V}$		0.78	1.2	V
Dynamic^b						
Total Gate Charge	Q_g	$V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$		30	45	nC
Gate-Source Charge	Q_{gs}			6.9		
Gate-Drain Charge	Q_{gd}			5.8		
Gate Resistance	R_g		0.65	1.3	1.95	Ω
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = 30 \text{ V}, R_L = 30 \Omega$ $I_D \approx 1 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 6 \Omega$		14	25	ns
Rise Time	t_r			12	20	
Turn-Off Delay Time	$t_{d(\text{off})}$			50	80	
Fall Time	t_f			12	20	
Source-Drain Reverse Recovery Time	t_{rr}			60	100	





Notes

- a. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
 b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

Normalized Thermal Transient Impedance, Junction-to-Case



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?72771>.