

# STS2DPF80

# DUAL P-CHANNEL 80V - 0.21 $\Omega$ - 2.3A SO-8 STripFETTM POWER MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STS2DPF80	80 V	<0.25 Ω	2.3 A


- TYPICAL  $R_{DS}(on) = 0.21 \Omega$
- STANDARD OUTLINE FOR EASY AUTOMATED SURFACE MOUNT ASSEMBLY

#### **DESCRIPTION**


This application specific Power MOSFET is the second generation of STMicroelectronis unique "Single Feature Size™" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.

#### **APPLICATIONS**

- DC/DC CONVERTERS
- BATTERY MANAGEMENT IN NOMADIC EQUIPMENT
- POWER MANAGEMENT IN CELLULAR
   PHONES AND DISPLAY NEW GENERATION



# INTERNAL SCHEMATIC DIAGRAM



#### **Ordering Information**

SALES TYPE	MARKING	PACKAGE	PACKAGING
STS8DPF80	S8DPF80	SO-8	TAPE & REEL

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	80	V
V <sub>DGR</sub>	Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)	80	V
V <sub>GS</sub>	Gate- source Voltage	± 20	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C Single Operation Drain Current (continuous) at T <sub>C</sub> = 100°C Single Operation	2.0 1.3	A A
I <sub>DM</sub> (●)	Drain Current (pulsed)	8	Α
P <sub>tot</sub>	Total Dissipation at T <sub>C</sub> = 25°C	2.5	W
T <sub>stg</sub>	Storage Temperature	-55 to 150	°C
Tj	Max. Operating Junction Temperature	150	°C

(•) Pulse width limited by safe operating area.

Note: For the P-CHANNEL MOSFET actual polarity of voltages and current has to be reversed

June 2004 Rev.0.1 1/

# STS2DPF80

#### **TAB.1 THERMAL DATA**

Rthj- <sub>PCB</sub> (*) Thermal Resistance Junction-PCB	62.5	°C/W
--	------	------

<sup>(\*)</sup> When Mounted on 1 inch2 FR-4 board, 2 oz of Cu and t [ 10 sec.

# **ELECTRICAL CHARACTERISTICS** (T<sub>CASE</sub> = 25 °C UNLESS OTHERWISE SPECIFIED)

# TAB.2 OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)</sub> DSS	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0$	80			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max Rating $V_{DS}$ = Max Rating $T_{C}$ = 125°C			1 10	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			±100	nA

#### **TAB.3** ON (\*)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$	$I_D = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 1 A		0.21	0.25	Ω

#### **TAB.4** DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
gfs (*)	Forward Transconductance	$V_{DS} = 10V$ $I_D = 1 A$		4		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25V$ , $f = 1 MHz$ , $V_{GS} = 0$		739 89.5 31		pF pF pF

2/9

# **ELECTRICAL CHARACTERISTICS** (continued)

# **TAB.5** SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on Delay Time Rise Time	$\begin{aligned} &V_{DD} = 40 \text{ V} & I_D = 1 \text{ A} \\ &R_G = 4.7 \Omega & V_{GS} = 10 \text{ V} \\ &(\text{Resistive Load, Figure 1}) \end{aligned}$		13.5 18		ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD}$ = 64V $I_{D}$ = 2A $V_{GS}$ =10V (See test circuit, Figure 2)		20 2.5 4.9		nC nC nC

#### **TAB.6 SWITCHING OFF**


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(off)</sub>	Turn-off Delay Time Fall Time	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		32 13		ns ns

#### **TAB.7 SOURCE DRAIN DIODE**


Symbol	Parameter	Test Conditions		Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (•)	Source-drain Current Source-drain Current (pulsed)				2.3 9.2	A A
V <sub>SD</sub> (*)	Forward On Voltage	I <sub>SD</sub> = 1 A V <sub>GS</sub> = 0			1.2	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 2 \text{ A}$ di/dt = 100A/ $\mu$ s $V_{DD} = 40 \text{ V}$ $T_j = 150^{\circ}\text{C}$ (See test circuit, Figure 3)		47 87 3.7		ns nC A

<sup>(\*)</sup>Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %. (•)Pulse width limited by safe operating area.

#### Safe Operating Area




#### Thermal Impedance




477

#### **Output Characteristics**




#### Transconductance




# Gate Charge vs Gate-source Voltage


4/9




#### Transfer Characteristics




#### Static Drain-source On Resistance




# Capacitance Variations




# Normalized Gate Threshold Voltage vs Temperature




#### Source-drain Diode Forward Characteristics



# Normalized on Resistance vs Temperature



# Normalized Breakdown Voltage Temperature.



· ,

5/9

**Fig. 1:** Switching Times Test Circuits For Resistive Load




Fig. 2: Gate Charge test Circuit






Fig. 3: Test Circuit For Diode Recovery Behaviour



6/9

# **SO-8 MECHANICAL DATA**

DIM.		mm			inch	
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			1.75			0.068
a1	0.1		0.25	0.003		0.009
a2			1.65			0.064
а3	0.65		0.85	0.025		0.033
b	0.35		0.48	0.013		0.018
b1	0.19		0.25	0.007		0.010
С	0.25		0.5	0.010		0.019
c1			45 (	(typ.)		
D	4.8		5.0	0.188		0.196
Е	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		3.81			0.150	
F	3.8		4.0	0.14		0.157
L	0.4		1.27	0.015		0.050
М			0.6			0.023
S			8 (n	nax.)		



# STS2DPF80

# **Revision History**

Date	Revision	Description of Changes
Wednesday 16 June 2004	0.1	FIRST ISSUE

**A77** 

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners.

© 2004 STMicroelectronics - All Rights Reserved

#### STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com

