



# STSJ18NF3LL

## N-CHANNEL 30V - 0.016 Ω - 18A PowerSO-8™ LOW GATE CHARGE STripFET™ II POWER MOSFET

Table 1: General Features

TYPE	V <sub>DSS</sub>	R <sub>D(on)</sub>	I <sub>D</sub>
STSJ18NF3LL	30 V	<0.019 Ω	18 A

- TYPICAL R<sub>D(on)</sub> = 0.016 Ω @ 10V
- TYPICAL Q<sub>G</sub> = 12.5 nC @ 4.5 V
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED
- IMPROVED JUNCTION-CASE THERMAL RESISTANCE


### DESCRIPTION

This Power MOSFET is the latest development of STMicroelectronics unique "Single Feature Size™" strip-based process. This silicon, housed in thermally improved SO-8™ package, exhibits optimal on-resistance versus gate charge trade-off plus lower R<sub>thj-c</sub>.

### APPLICATIONS

- SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY CPU CORE DC/DC CONVERTERS FOR MOBILE PCs

Figure 1: Package



PowerSO-8™

Figure 2: Internal Schematic Diagram




Table 2: Order Codes

SALES TYPE	MARKING	PACKAGE	PACKAGING
STSJ18NF3LL	18F3LL)	PowerSO-8	TAPE & REEL

Table 3: ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	30	V
V <sub>DGR</sub>	Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)	30	V
V <sub>GS</sub>	Gate- source Voltage	± 16	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C (*)	18	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C(*)	18	A
I <sub>DM(•)</sub>	Drain Current (pulsed)	72	A
P <sub>tot</sub>		70	W
Total Dissipation at T <sub>C</sub> = 25°C (#)		3	W

(•) Pulse width limited by safe operating area.

(\*) Value limited by wires bonding

## ST SJ18NF3LL

---

**Table 4: THERMAL DATA**

R <sub>thj-c</sub> R <sub>thj-amb</sub> T <sub>j</sub> T <sub>stg</sub>	Thermal Resistance Junction-case (*) Thermal Resistance Junction-ambient Maximum Operating Junction Temperature Storage Temperature	Max Max	1.8 41.7 150 -55 to 150	°C/W °C/W °C °C
--	--	------------	----------------------------------	--------------------------

(\*) When Mounted on FR-4 board with 1 inch<sup>2</sup> pad, 2 oz of Cu and t ≤ 10 sec.

## ELECTRICAL CHARACTERISTICS (T<sub>CASE</sub> = 25 °C UNLESS OTHERWISE SPECIFIED)

**Table 5: OFF**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0	30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating T <sub>C</sub> = 125°C			1 10	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 16 V			±100	nA

**Table 6: ON (\*)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> I <sub>D</sub> = 250 μA	1			V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V I <sub>D</sub> = 9 A V <sub>GS</sub> = 4.5 V I <sub>D</sub> = 9 A		0.016 0.019	0.019 0.022	Ω Ω

**Table 7: DYNAMIC**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> (*)	Forward Transconductance	V <sub>DS</sub> =15 V I <sub>D</sub> = 9 A		17		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		800 250 60		pF pF pF

**ELECTRICAL CHARACTERISTICS (continued)****Table 8: SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ $t_r$	Turn-on Delay Time Rise Time	$V_{DD} = 15 \text{ V}$ $I_D = 9 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 4.5 \text{ V}$ (Resistive Load, Figure 15)		18 32		ns ns
$Q_g$ $Q_{gs}$ $Q_{gd}$	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD}=15\text{V}$ $I_D=18\text{A}$ $V_{GS}=4.5\text{V}$ (see test circuit, Figure 16)		12.5 3.2 4.5	17	nC nC nC



**Table 9: SWITCHING OFF**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(off)}$ $t_f$	Turn-off Delay Time Fall Time	$V_{DD} = 15 \text{ V}$ $I_D = 9 \text{ A}$ $R_G = 4.7\Omega$ , $V_{GS} = 4.5 \text{ V}$ (Resistive Load, Figure 17)		21 11		ns ns

**Table 10: SOURCE DRAIN DIODE**


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{SD}$ $I_{SDM} (\bullet)$	Source-drain Current Source-drain Current (pulsed)				18 72	A A
$V_{SD} (*)$	Forward On Voltage	$I_{SD} = 18 \text{ A}$ $V_{GS} = 0$			1.2	V
$t_{rr}$ $Q_{rr}$ $I_{RRM}$	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 18 \text{ A}$ $di/dt = 100\text{A}/\mu\text{s}$ $V_{DD} = 15 \text{ V}$ $T_j = 150^\circ\text{C}$ (see test circuit, Figure 17)		23 17 1.5		ns nC A

(•)Pulse width limited by safe operating area.


(\*)Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5 %.**Figure 3: Safe Operating Area****Figure 4: Thermal Impedance**

## ST SJ18NF3LL


**Figure 5: Output Characteristics**




**Figure 6: Transfer Characteristics**




**Figure 7: Transconductance**




**Figure 8: Static Drain-source On Resistance**




**Figure 9: Gate Charge vs Gate-source Voltage**




**Figure 10: Capacitance Variations**




**Figure 11: Normalized Gate Threshold Voltage vs Temperature**




**Figure 13: Source-drain Diode Forward Characteristics**



**Figure 12: Normalized on Resistance vs Temperature**




**Figure 14: Normalized Breakdown Voltage vs Temperature.**




## STSJ18NF3LL


**Fig. 15 Switching Times Test Circuits For Resistive Load**



**Fig.16: Gate Charge test Circuit**




**Fig. 17: Test Circuit For Diode Recovery Behaviour**



## PowerSO-8™ MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.75			0.068
a1	0.1		0.25	0.003		0.009
a2			1.65			0.064
a3	0.65		0.85	0.025		0.033
b	0.35		0.48	0.013		0.018
b1	0.19		0.25	0.007		0.010
C	0.25		0.5	0.010		0.019
c1			45° (typ.)			
D	4.8		5.0	0.188		0.196
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		3.81			0.150	
e4		2.79			0.110	
F	3.8		4.0	0.14		0.157
L	0.4		1.27	0.015		0.050
M			0.6			0.023
S			8° (max.)			



**STSJ18NF3LL**

---

**Table 11: Revision History**

Date	Revision	Description of Changes
March 2005	1.0	FIRST ISSUE

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics  
All other names are the property of their respective owners.

© 2005 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America.

[www.st.com](http://www.st.com)

