


## Surface Mount P-Channel Enhancement Mode POWER MOSFET

 **Lead(Pb)-Free**

### Features:

- \*Super High Dense Cell Design For Low  $R_{DS(ON)}$
- $R_{DS(ON)} < 90\text{m } \Omega @ V_{GS} = -10\text{V}$
- \*Simple Drive Requirement
- \*Lower On-resistance
- \*Fast Switching Characteristic
- \*TO-252 Package




**DRAIN CURRENT**

-15 AMPERES

**DRAIN SOURCE VOLTAGE**

-60 VOLTAGE



1. GATE  
2.4 DRAIN  
3. SOURCE

**D-PAK / (TO-252)**

### Maximum Ratings ( $T_A = 25^\circ\text{C}$ Unless Otherwise Specified)

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DS}$	-60	V
Gate-Source Voltage	$V_{GS}$	$\pm 25$	
Continuous Drain Current, ( $V_{GS} = 10\text{V}$ , $T_C = 25^\circ\text{C}$ ) , ( $V_{GS} = 10\text{V}$ , $T_C = 100^\circ\text{C}$ )	$I_D$	-15 -9.5	A
Pulsed Drain Current <sup>1</sup>	$I_{DM}$	-45	
Total Power Dissipation( $T_C = 25^\circ\text{C}$ )	$P_D$	36	W
Maximum Thermal Resistace Junction-case	$R_{\theta JC}$	3.5	$^\circ\text{C}/\text{W}$
Maximum Thermal Resistace Junction-ambient	$R_{\theta JA}$	110	$^\circ\text{C}/\text{W}$
Operating Junction and Storage Temperature Range	$T_J, T_{Stg}$	-55~+150	$^\circ\text{C}$

### Device Marking

WTD9575=9575

## Electrical Characteristics ( $T_A = 25^\circ\text{C}$ Unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### Static

Drain-Source Breakdown Voltage $V_{GS}=0, I_D=-250\mu\text{A}$	$\text{BV}_{DSS}$	-60	-	-	V
Gate-Source Threshold Voltage $V_{DS}=V_{GS}, I_D=-250\mu\text{A}$	$V_{GS(\text{Th})}$	-1.0	-	-3.0	
Gate-Source Leakage current $V_{GS}=\pm 25\text{V}$	$I_{GSS}$	-	-	$\pm 100$	nA
Drain-Source Leakage Current( $T_j=25^\circ\text{C}$ ) $V_{DS}=-60\text{V}, V_{GS}=0$	$I_{DSS}$	-	-	-1	$\mu\text{A}$
Drain-Source Leakage Current( $T_j=70^\circ\text{C}$ ) $V_{DS}=-48\text{V}, V_{GS}=0$		-	-	-25	
Drain-Source On-Resistance $V_{GS}=-10\text{V}, I_D=-12\text{A}$ $V_{GS}=-4.5\text{V}, I_D=-9\text{A}$	$R_{DS(\text{on})}$	-	-	90 120	m $\Omega$
Forward Transconductance $V_{DS}=-10\text{V}, I_D=-9\text{A}$	$g_{fs}$	-	14	-	S

### Dynamic

Input Capacitance $V_{GS}=0\text{V}, V_{DS}=-25\text{V}, f=1.0\text{MHz}$	$C_{iss}$	-	1660	2660	pF
Output Capacitance $V_{GS}=0\text{V}, V_{DS}=-25\text{V}, f=1.0\text{MHz}$	$C_{oss}$	-	160	-	
Reverse Transfer Capacitance $V_{GS}=0\text{V}, V_{DS}=-25\text{V}, f=1.0\text{MHz}$	$C_{rss}$	-	100	-	


## Switching

Turn-on Delay Time <sup>2</sup> $V_{DS}=-30V, V_{GS}=-10V, I_D=-9A, R_D=3.3\Omega, R_G=3.3\Omega$	$t_{d(on)}$	-	10	-	ns
Rise Time $V_{DS}=-30V, V_{GS}=-10V, I_D=-9A, R_D=3.3\Omega, R_G=3.3\Omega$	$t_r$	-	19	-	
Turn-off Delay Time $V_{DS}=-30V, V_{GS}=-10V, I_D=-9A, R_D=3.3\Omega, R_G=3.3\Omega$	$t_{d(off)}$	-	46	-	
Fall Time $V_{DS}=-30V, V_{GS}=-10V, I_D=-9A, R_D=3.3\Omega, R_G=3.3\Omega$	$t_f$	-	53	-	
Total Gate Charge <sup>2</sup> $V_{DS}=-48V, V_{GS}=-4.5V, I_D=-9A$	$Q_g$	-	17	27	nC
Gate-Source Charge $V_{DS}=-48V, V_{GS}=-4.5V, I_D=-9A$	$Q_{gs}$	-	5	-	
Gate-Source Change $V_{DS}=-48V, V_{GS}=-4.5V, I_D=-9A$	$Q_{gd}$	-	6	-	


## Source-Drain Diode Characteristics

Forward On Voltage <sup>2</sup> $V_{GS}=0V, I_S=-9A$	$V_{SD}$	-	-	-1.2	V
Reverse Recovery Time $V_{GS}=0V, I_S=-9A, dI/dt=100A/\mu s$	$T_{rr}$	-	56	-	ns
Reverse Recovery Charge $V_{GS}=0V, I_S=-9A, dI/dt=100A/\mu s$	$Q_{rr}$	-	159	-	nC


Note: 1. Pulse width limited by safe operating area.  
 2. Pulse width  $\leq 300\mu s$ , duty cycle  $\leq 2\%$ .




**FIG.1 Typical Output Characteristics**




**Fig.3 On-Resistance v.s. Gate Voltage**




**Fig.5 Forward Characteristics of Reverse Diode**




**Fig.2 Typical Output Characteristics**




**Fig.4 Normalized OnResistance**




**Fig.6 Gate Threshold Voltage v.s. Junction Temperature**




**Fig 7. Gate Charge Characteristics**




**Fig 8. Typical Capacitance Characteristics**




**Fig 9. Maximum Safe Operation Area**



**Fig 10. Effective Transient Thermal Impedance**




**Fig 11. Switching Time Circuit**



**Fig 12 Gate Charge Waveform**

**D-PAK / (TO-252) Outline Dimension**

Unit:mm



<b>D-PAK</b>		
<b>Dim</b>	<b>Min</b>	<b>Max</b>
<b>A</b>	6.40	6.80
<b>B</b>	9.00	10.00
<b>C</b>	0.50	0.80
<b>D</b>	-	2.30
<b>E</b>	2.20	2.50
<b>G</b>	0.45	0.55
<b>H</b>	1.00	1.60
<b>J</b>	5.40	5.80
<b>K</b>	0.30	0.64
<b>L</b>	0.70	1.70
<b>M</b>	0.90	1.50