

Vishay Siliconix



Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	- 100			
R _{DS(on)} (Ω)	V _{GS} = - 10 V	0.60		
Q _g (Max.) (nC)	18			
Q _{gs} (nC)	3.0			
Q _{gd} (nC)	9.0			
Configuration	Single			





FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche RatedFor Automatic Insertion
- End Stackable
- P-Channel
- 175 °C Operating Temperature
- Fast Switching
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4 pin DIP package is a low cost machine-insertiable case style which can be stacked in multiple combinations on standard 0.1" pin centers. The dual drain serves as a thermal link to the mounting surface for power dissipation levels up to 1 W.

ORDERING INFORMATION	
Package	HEXDIP
Lead (Pb)-free	IRFD9120PbF
	SiHFD9120-E3
SnPb	IRFD9120
	SiHFD9120

ABSOLUTE MAXIMUM RATINGS T	_C = 25 °C, unless otherw	vise noted			
PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-Source Voltage	V _{DS}	- 100	V		
Gate-Source Voltage	V _{GS}	± 20	- V		
Continuous Drain Current	V_{GS} at - 10 V $T_C = 25 \degree C$ $T_C = 100 \degree C$		- 1.0		
	V_{GS} at - 10 V $T_C = 100 ^{\circ}C$	I _D	- 0.70	Α	
Pulsed Drain Current ^a	I _{DM}	- 8.0	1		
Linear Derating Factor		0.0083	W/°C		
Single Pulse Avalanche Energy ^b	E _{AS}	140	mJ		
Repetitive Avalanche Current ^a	I _{AR}	- 1.0	А		
Repetitive Avalanche Energy ^a	E _{AR}	0.13	mJ		
Maximum Power Dissipation	T _C = 25 °C	PD	1.3	W	
Peak Diode Recovery dV/dtc		dV/dt	- 5.5	V/ns	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 175	•••	
Soldering Recommendations (Peak Temperature)	for 10 s		300 ^d	- °C	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. V_{DD} = 25 V, starting T_J = 25 °C, L = 52 mH, R_G = 25 Ω , I_{AS} = - 2.0 A (see fig. 12).

c. $I_{SD} \leq$ - 6.8 A, dI/dt \leq 110 A/µs, $V_{DD} \leq V_{DS}, \, T_J \leq$ 175 °C.

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply



Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	120	°C/W	

PARAMETER	SYMBOL	TES	TEST CONDITIONS		TYP.	MAX.	UNIT
Static		- -					
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 V$, $I_D = 250 \mu A$		- 100	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	Reference to 25 °C, I _D = - 1 mA		- 0.10	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} :	= V _{GS} , I _D = 250 μA	- 2.0	-	- 4.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 20 V		-	± 100	nA
Zaus Oata Maltana Ducia Ourset		V _{DS} =	V _{DS} = - 100 V, V _{GS} = 0 V		-	- 100	μA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = - 80 V	V_{DS} = - 80 V, V_{GS} = 0 V, T_{J} = 150 °C		-	- 500	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = - 10 V	I _D = - 0.6 A ^b	-	-	0.60	Ω
Forward Transconductance	g _{fs}	V _{DS} = ·	V _{DS} = - 50 V, I _D = - 0.60 A ^b		-	-	S
Dynamic							
Input Capacitance	C _{iss}	$V_{GS} = 0 V$ $V_{DS} = -25 V$ f = 1.0 MHz, see fig. 5		-	390	-	pF
Output Capacitance	Coss			-	170	-	
Reverse Transfer Capacitance	C _{rss}			-	45	-	
Total Gate Charge	Qg		V _{GS} = - 10 V I _D = - 6.8 A, V _{DS} = - 80 V see fig. 6 and 13 ^b	-	-	18	nC
Gate-Source Charge	Q_gs	V _{GS} = - 10 V		-	-	3.0	
Gate-Drain Charge	Q_{gd}			-	-	9.0	
Turn-On Delay Time	t _{d(on)}			-	9.6	-	
Rise Time	t _r	V _{DD} =	V_{DD} = - 50 V, I _D = - 6.8 A R _G = 18 Ω, R _D = 7.1 Ω, see fig. 10 ^b		29	-	- ns
Turn-Off Delay Time	t _{d(off)}				21	-	
Fall Time	t _f				25	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.0	-	
Internal Source Inductance	L _S			-	6.0	-	- nH
Drain-Source Body Diode Characteristic	s	- -				-	
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	- 1.0	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	- 8.0	A
Body Diode Voltage	V _{SD}	$T_J = 25 \text{ °C}, I_S = -1.0 \text{ A}, V_{GS} = 0 \text{ V}^{b}$		-	-	- 6.3	V
Body Diode Reverse Recovery Time	t _{rr}	- T _J = 25 °C, I _F = - 6.8 A, dl/dt = 100 A/µs ^b		-	98	200	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.33	0.66	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D)					L _D)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T_C = 25 °C





Fig. 2 - Typical Output Characteristics, T_C = 175 °C



TJ, Junction Temperature (°C) Fig. 4 - Normalized On-Resistance vs. Temperature

20 0

-40 -20

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage






Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage





Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix




Fig. 12a - Unclamped Inductive Test Circuit





Fig. 12b - Unclamped Inductive Waveforms






Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit


VISHAY.



Vishay Siliconix



1 Driver gate drive P.W. Period D = Period P.W: $V_{GS} = -10 V^{*}$ 2 D.U.T. I_{SD} waveform Reverse recovery Body diode forward current current dl/dt 3 D.U.T. V_{DS} waveform Diode recovery dV/dt V_{DD} Re-applied ((voltage Body diode forward drop 4 Inductor current I_{SD} Ripple ≤ 5 %



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91139.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.