

- ◇STRUCTURE Silicon Monolithic Integrated Circuit
- ◇PRODUCT 1,024 × 8 bit Electrically Erasable PROM
- ◇PART NUMBER BU9832GUL—W
- ◇PHYSICAL DIMENSION Fig.1 (Plastic Mold)
- ◇BLOCK DIAGRAM Fig.2
- ◇USE General purpose
- ◇FEATURES
 - 1,024 words × 8 bits architecture serial EEPROM
 - Wide operating voltage range (1.8V~5.5V)
 - Serial Peripheral Interface (CPOL,CPHA)=(0,0),(1,1)
 - Self-timed write cycle with automatic erase
 - Low power consumption
 - Write (5V) : 1.5mA (Typ.)
 - Read (5V) : 0.5mA (Typ.)
 - Standby (5V) : 0.1 μ A(Typ.)
 - Auto-increment of registers address for Read mode
 - 32 byte Page Write mode
 - DATA security
 - Defaults to power up with write-disabled state
 - Software instructions for write-enable/disable
 - Write status register protect feature (WPB pin)
 - Block writes protection by status register
 - Write inhibit at low VCC
 - WL-CSP package ----- VCSP50L2
 - High reliability fine pattern CMOS technology
 - Initial data FFh in all address and 00h in status register
 - Data retention : 40 years
 - Endurance : 1,000,000 erase/write cycles

◇ ABSOLUTE MAXIMUM RATING (Ta=25°C)

Parameter	Symbol	Rating	Unit
Supply Voltage	VCC	-0.3~6.5	V
Power Dissipation	Pd	VCSP50L2 220	mW
Storage Temperature	Tstg	-65~125	°C
Operating Temperature	Topr	-40~85	°C
Terminal Voltage	—	-0.3~VCC+0.3	V

*Degradation is done at 2.2mW/°C for operation above 25°C

◇RECOMMENDED OPERATING CONDITION

Parameter	Symbol	Rating	Unit
Supply Voltage	V _{CC}	1.8~5.5	V
Input Voltage	V _{IN}	0~V _{CC}	V

◇DC OPERATING CHARACTERISTICS (Unless otherwise specified Ta=-40~85°C, V_{CC}=1.8~5.5V)

Parameter	Symbol	Specification			Unit	test condition
		Min.	Typ.	Max.		
"H" Input Voltage1	V _{IH1}	0.7×V _{CC}	—	V _{CC} +0.3	V	1.8V ≤ V _{CC} ≤ 5.5V
"L" Input Voltage1	V _{IL1}	-0.3	—	0.3×V _{CC}	V	1.8V ≤ V _{CC} ≤ 5.5V
"L" Output Voltage1	V _{OL1}	0	—	0.4	V	I _{OL} =2.1mA, 2.5V ≤ V _{CC} ≤ 5.5V
"L" Output Voltage2	V _{OL2}	0	—	0.2	V	I _{OL} =100 μA, 1.8V ≤ V _{CC} < 2.5V
"H" Output Voltage1	V _{OH1}	V _{CC} -0.5	—	V _{CC}	V	I _{OH} =-0.4mA (2.5V ≤ V _{CC} ≤ 5.5V)
"H" Output Voltage2	V _{OH2}	V _{CC} -0.2	—	V _{CC}	V	I _{OH} =-100 μA (1.8V ≤ V _{CC} < 2.5V)
Input Leakage Current	I _{LI}	-1	—	1	μA	V _{IN} =0V~V _{CC}
Output Leakage Current	I _{LO}	-1	—	1	μA	V _{OUT} =0V~V _{CC} , CSB=V _{CC}
Operating Current Write	I _{CC1}	—	—	1.0	mA	V _{CC} =1.8V, f _{SCK} =2MHz, t _E /W=5ms Byte Write, Page Write Write Status Register
	I _{CC2}	—	—	2.0	mA	V _{CC} =2.5V, f _{SCK} =5MHz, t _E /W=5ms Byte Write, Page Write Write Status Register
	I _{CC3}	—	—	3.0	mA	V _{CC} =5.5V, f _{SCK} =5MHz, t _E /W=5ms Byte Write, Page Write Write Status Register
Operating Current Read	I _{CC3}	—	—	1.5	mA	V _{CC} =2.5V, f _{SCK} =5MHz Read, Read Status Register
	I _{CC4}	—	—	2.0	mA	V _{CC} =5.5V, f _{SCK} =5MHz Read, Read Status Register
Standby Current	I _{SB}	—	—	2.0	μA	V _{CC} =5.5V, CS=HOLD=WP=V _{CC} , SCK=SI=V _{CC} or GND, SO=OPEN

○This product is not designed for protection against radioactive rays.

◇MEMORY CELL CHARACTERISTICS(Ta=25°C, V_{CC}=1.8~5.5V)

Parameter		Specification			Unit
		Min.	Typ.	Max.	
Write/Erase Cycle	※1	1,000,000	—	—	Cycle
Data Retention	※1	40	—	—	Year

◇Input/Output Capacitance (Ta=25°C, frequency=5MHz)

Parameter	Symbol	Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =GND	—	8	pF
Output Capacitance	C _{OUT}	V _{OUT} =GND	—	8	pF

※1:Not 100% Tested





Fig.1 PHYSICAL DIMENSION

◇PIN CONFIGURATION



◇PIN CONFIGURATION




Fig-3 BU9832GUL-W (bottom view)

◇PIN NAME

Land No.	PIN NAME	I/O	FUNCTION
A1	$\overline{\text{WP}}$	IN	Write Protect Input When WPEN bit is high in status register, $\overline{\text{WP}}$ input pin become active and is able to inhibit "Write Status Register"
A2	GND	—	Ground (0V)
A3	SI	IN	Start Bit, Op.code, Address, Serial Data Input
B1	SO	OUT	Serial Data Output
B3	SCK	IN	Serial Data Clock Input
C1	$\overline{\text{CS}}$	IN	Chip Select Control
C2	V _{cc}	—	Power Supply
C3	$\overline{\text{HOLD}}$	IN	Hold Input Hold Input is able to suspend data transmission for a time.

◇ SYNCHRONOUS DATA TIMING




Fig.4 DATA INPUT TIMING

SI data is latched into the chip at the rising edge of SCK clock.
Address and data must be transferred from MSB.




Fig.5 INPUT AND OUTPUT TIMING

SO data toggles at the falling edge of SCK clock.
Output data toggles from MSB.




Fig.6 HOLD TIMING

AC Condition

Parameter	Symbol	Specification			Unit
		MIN	TYP	MAX	
Load Capacitance 1	CL1	-	-	100	pF
Load Capacitance 2	CL2	-	-	30	pF
Input Rise times	-	-	-	50	ns
Input Fall times	-	-	-	50	ns
Input Pulse Voltage	-	0.2V _{cc} /0.8V _{cc}			V
Input and Output Timing Reference Voltages	-	0.3V _{cc} /0.7V _{cc}			V

◇AC OPERATING CHARACTERISTICS (Ta=-40~85°C) *Load capacitance1 CL1=100pF

Parameter	Symbol	1.8 ≤ Vcc < 2.5V			2.5 ≤ Vcc ≤ 5.5V			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
SCK clock Frequency	fSCK	-	-	2	-	-	5	MHz
SCK High Time	tSCKWH	200	-	-	85	-	-	ns
SCK Low Time	tSCKWL	200	-	-	85	-	-	ns
$\overline{\text{CS}}$ High Time	tCS	200	-	-	85	-	-	ns
$\overline{\text{CS}}$ Setup Time	tCSS	200	-	-	90	-	-	ns
$\overline{\text{CS}}$ Hold Time	tCSH	200	-	-	85	-	-	ns
SCK Setup Time	tSCKS	200	-	-	90	-	-	ns
SCK Hold Time	tSCKH	200	-	-	90	-	-	ns
SI Setup Time	tDIS	40	-	-	20	-	-	ns
SI Hold Time	tDIH	50	-	-	40	-	-	ns
Output Data Delay Time1	tPD1	-	-	150	-	-	70	ns
Output Data Delay Time2 (CL2=30pF)	tPD2	-	-	145	-	-	55	ns
Output Hold Time	tOH	0	-	-	0	-	-	ns
Output Disable Time	tOZ	-	-	250	-	-	100	ns
Clock High Setup Time before HOLD Active.	tHFS	120	-	-	60	-	-	ns
Clock Low Hold Time after HOLD Active.	tHFH	90	-	-	40	-	-	ns
Clock High Setup Time before HOLD not Active.	tHRS	120	-	-	60	-	-	ns
Clock Low Hold Time after HOLD not Active.	tHRH	140	-	-	70	-	-	ns
HOLD to Output High-Z	tHOZ	-	-	250	-	-	100	ns
HOLD to Output Valid	tHPD	-	-	150	-	-	70	ns
SCK Rise Time *1	tRC	-	-	1	-	-	1	μs
SCK Fall Time *1	tFC	-	-	1	-	-	1	μs
Output Rise Time *1	tRO	-	-	100	-	-	50	ns
Output Fall Time *1	tFO	-	-	100	-	-	50	ns
Write Cycle Time	tE/W	-	-	5	-	-	5	ms

*1 Not 100% TESTED

◇Functional Description

○Status Register

The device has status register.

Status register consists of 8bits and is shown following parameters.

3bits(WPEN, BP0 and BP1) are set by “Write Status Register” commands, which are non-volatile.

Specification of endurance and data retention are as well as memory array.

WEN bit is set by “Write enable” and “Write Disable” commands. After power become on, the device is disable mode. $\overline{R/B}$ bit is a read-only and status bit. The device is clocked out value of the status register by “Read Status Register” command input.

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WPEN	0	0	0	BP1	BP0	WEN	$\overline{R/B}$

x:Don't care

Bit	Definition
WPEN	\overline{WP} pin ENABLE Bit WPEN=0 : no use WPEN=1 Protect
BP0/BP1	Block write protection for memory array (EEPROM)
WEN	Write enable/disable state bit WEN=0 : write disable WEN=1 : write enable
$\overline{R/B}$	READY/BUSY status bit $\overline{R/B}$ =0 : READY $\overline{R/B}$ =1 : BUSY

Table1. Status Register

BP1	BP0	Block Write Protection
0	0	None
0	1	300h-3FFh
1	0	200h-3FFh
1	1	000h-3FFh

Table2. Block Write Protection

○ \overline{WP} pin

The device inhibits to write the data into status register during \overline{WP} is low. WPEN bit in status register needs to be high to enable \overline{WP} pin function.

○ \overline{HOLD} pin

\overline{HOLD} pin is able to suspend data transmission for a time (Hold state). \overline{HOLD} pin is normally high for transmission of the data. SCK and SI input are “Don't Care” and SO output state is Hi-Z for hold state.

After \overline{HOLD} pin is brought high to release hold state during SCK is low, the device resumes to transfer the data. For example, in case the device is hold state after A5 (the address data) input in read command, to resume the data transmission enable starting A4 (the address data) input after hold state is release. When \overline{CS} is brought high with hold state, the device is reset and cannot resume the data transmission.

◇INSTRUCTION CODE

Instruction	Operation	Op.Code	Address
WREN	Write enable	0000 0110	—
WRDI	Write disable	0000 0100	—
READ	Read data from memory array	0000 0011	A9 ~ A0
WRITE	Write data to memory array	0000 0010	A9 ~ A0
RDSR	Read status register	0000 0101	—
WRSR	Write status register	0000 0001	—

◇TIMING CHART

1.WREN (WRITE ENABLE)




Fig.7 WRITE ENABLE CYCLE TIMING




Fig.8 WRITE DISABLE CYCLE TIMING

2.WRDI (WRITE DISABLE)

The device has both of the enable and disable mode. After “Write Enable” is executed, the device becomes in the enable mode. After “Write Disable” is executed, the device becomes in the disable mode. After \overline{CS} goes low, each of Op.code is recognized at the rising edge of 7th clock. Each of instructions is effective inputting seven or more SCK clocks.

This “Write Enable” instruction must be proceeded before the any write commands.

The device ignores inputting the any write commands in the disable mode.

Once the any write commands is executed in the enable mode, the device becomes the disable mode.

After the power become on, the device is in the disable mode.

3.READ




Fig.9 READ CYCLE TIMING

The data stored in the memory are clocked out after “Read” instruction is received.

After \overline{CS} goes low, the address need to be sent following by Op.code of “Read”.

The data at the address specified are clocked out from D7 to D0, which is start at the falling edge of 23th clock.

This device has the auto-increment feature that provides the whole data of the memory array with one read command, outputs the next address data following the addressed 8bits of data by keeping SCK clocking. When the highest address is reached, the address counter rolls over to the lowest address allowing the continuous read cycle.

4.WRITE




Fig.10 WRITE CYCLE TIMING

This "Write" command writes 8bits of data into the specified address. After \overline{CS} goes low, the address need to be sent following by Op.code of "Write". Between the rising edge of the 31th clock and it of the 32th clock, the rising edge of \overline{CS} initiates high voltage cycle, which writes the data into non-volatile memory array, but the command is cancelled if \overline{CS} is high except that period. It takes maximum 5ms in high voltage cycle (tE/W). The device does not receive any command except for "Read Status Register" command during this high voltage cycle.

This device is capable of writing the data of maximum 32byte into memory array at the same time, which keep inputting two or more byte data with \overline{CS} "L" after 8bits of data input.

For this Page Write commands, the six higher order bits of address are set, the four low order address bits are internally incremented by 5bits of data input.

If more than 32 words, are transmitted the address counter "roll over", and the previous transmitted data is overwritten.

5. RDSR (READ STATUS REGISTER)




Fig.11 READ STATUS REGISTER CYCLE TIMING

The data stored in the status register is clocked out after “Read Status Register” instruction is received.

After \overline{CS} goes low, Op.code of “Read Status Register” need to sent.

The data stored in the status register is clocked out of the device on the falling edge of 7th clock. Bit6, Bit5 and Bit4 in the status register are read as 0.

This device has the auto-increment feature as well as “Read” that outputs the 8bits of the same data following it to keep SCK clocking.

It is possible to see ready and busy state by executing this command during tE/W.

5.WRSR (WRITE STATUS RESISTER)




Fig.12 WRITE STATUS REGISTER WRITE CYCLE TIMING

This “Write Status Register” command writes the data, two (BP1, BP0) of the eight bits, into the status register. Write protection is set by BP1 and BP0 bits.

After \overline{CS} goes low, Op.code of “Read Status Register” need to sent. Between the rising edge of the 15th clock and it of the 16th clock, the rising edge of \overline{CS} initiates high voltage cycle, which writes the data into non-volatile memory array, but the command is cancelled if \overline{CS} is high except that period. It takes maximum 5ms in high voltage cycle (tE/W) as well as “Write”. Block write protection is determined by BP1 and BP0 bits, which is selected from quarter, half and the entire memory array. (See Table2 BLOCK WRITE PROTECTION.)

Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.



Thank you for your accessing to ROHM product informations.
More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

<http://www.rohm.com/contact/>