




DFK1N60

N-Channel MOSFET**Features****High ruggedness** $R_{DS(on)}$ (Max 11.5)@ $V_{GS}=10V$

Gate Charge (Typical 7nC)

Improved dv/dt Capability

100% Avalanche Tested

 $BV_{DSS} = 600V$ $R_{DS(ON)} = 11.5 \text{ ohm}$ $I_D = 0.8A$ **General Description**

This N-channel enhancement mode field-effect power transistor using DI semiconductor's advanced planar stripe, DMOS technology intended for off-line switch mode power supply.

Also, especially designed to minimize $r_{ds(on)}$ and high rugged avalanche characteristics. The SOT-223 pkg is well suited for charger SMPS and small power inverter application.

SOT-223

**Absolute Maximum Ratings**

Symbol	Parameter	Value	Units
V_{DSS}	Drain to Source Voltage	600	V
I_D	Continuous Drain Current(@ $T_C = 25^\circ C$)	0.8	A
	Continuous Drain Current(@ $T_C = 100^\circ C$)	0.63	A
I_{DM}	Drain Current Pulsed	(Note 1)	A
V_{GS}	Gate to Source Voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy	(Note 2)	mJ
E_{AR}	Repetitive Avalanche Energy	(Note 1)	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	V/ns
P_D	Total Power Dissipation(@ $T_C = 25^\circ C$)	3	W
	Derating Factor above 25 °C	0.024	W/°C
T_{STG}, T_J	Operating Junction Temperature & Storage Temperature	- 55 ~ 150	°C
T_L	Maximum Lead Temperature for soldering purpose, 1/8 from Case for 5 seconds.	300	°C

Thermal Characteristics

Symbol	Parameter	Value			Units
		Min.	Typ.	Max.	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	-	-	12	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	-	-	42	°C/W

Note: $R_{\theta JA}$ is the sum of the junction to case and case to ambient resistance where the case thermal resistance is defined as the solder mounting surface of the drain pins . $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$ is determined by the user's board design.
(42°C/W when mounted on a 1 in² pad of 2 oz copper)

DFK1N60

Electrical Characteristics ($T_C = 25^\circ C$ unless otherwise noted)







Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	600	-	-	V
BV_{DSS}/T_J	Breakdown Voltage Temperature coefficient	$I_D = 250\mu A$, referenced to $25^\circ C$	-	106	-	mV/ $^\circ C$
I_{DSS}	Drain-Source Leakage Current	$V_{DS} = 600V, V_{GS} = 0V$	-	-	10	μA
		$V_{DS} = 480V, T_C = 125^\circ C$	-	-	100	μA
I_{GSS}	Gate-Source Leakage, Forward	$V_{GS} = 30V, V_{DS} = 0V$	-	-	100	nA
	Gate-source Leakage, Reverse	$V_{GS} = -30V, V_{DS} = 0V$	-	-	-100	nA
On Characteristics						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
$R_{DS(ON)}$	Static Drain-Source On-state Resistance	$V_{GS} = 10V, I_D = 0.5A$	-	8.5	11.5	
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{GS} = 0V, V_{DS} = 25V, f = 1MHz$	-	174	340	pF
C_{oss}	Output Capacitance		-	185	370	
C_{rss}	Reverse Transfer Capacitance		-	80	160	
Dynamic Characteristics						
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 300V, I_D = 0.8A, R_G = 25$ <i>see fig. 13.</i> (Note 4, 5)	-	15	35	ns
t_r	Rise Time		-	75	140	
$t_{d(off)}$	Turn-off Delay Time		-	30	60	
t_f	Fall Time		-	35	60	
Q_g	Total Gate Charge	$V_{DS} = 480V, V_{GS} = 10V, I_D = 0.8A$ <i>see fig. 12.</i> (Note 4, 5)	-	7.5	9	nC
Q_{gs}	Gate-Source Charge		-	1	-	
Q_{gd}	Gate-Drain Charge(Miller Charge)		-	3	-	

Source-Drain Diode Ratings and Characteristics

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit.
I_S	Continuous Source Current	Integral Reverse p-n Junction Diode in the MOSFET	-	-	1.0	A
I_{SM}	Pulsed Source Current		-	-	4.0	
V_{SD}	Diode Forward Voltage	$I_S = 0.8A, V_{GS} = 0V$	-	-	1.4	V
t_{rr}	Reverse Recovery Time	$I_S = 0.8A, V_{GS} = 0V, dI_F/dt = 100A/us$	-	420	-	ns
Q_{rr}	Reverse Recovery Charge		-	0.42	-	

NOTES

1. Repetitive rating : pulse width limited by junction temperature
2. $L = 137mH, I_{AS} = 0.8A, V_{DD} = 50V, R_G = 50$, Starting $T_J = 25^\circ C$
3. $I_{SD} = 0.8A, di/dt = 300A/us, V_{DD} = BV_{DSS}$, Starting $T_J = 25^\circ C$
4. Pulse Test : Pulse Width 300us, Duty Cycle 2%
5. Essentially independent of operating temperature.

DFK1N60**Fig 1. On-State Characteristics****Fig 2. Transfer Characteristics****Fig 3. On Resistance Variation vs. Drain Current and Gate Voltage****Fig 5. Capacitance Characteristics (Non-Repetitive)****Fig 4. On State Current vs. Allowable Case Temperature****Fig 6. Gate Charge Characteristics**

DFK1N60

Fig 7. Breakdown Voltage Variation vs. Junction Temperature




Fig 9. Maximum Safe Operating Area




Fig 8. On-Resistance Variation vs. Junction Temperature




Fig 10. Maximum Drain Current vs. Case Temperature









Fig 11. Transient Thermal Response Curve




DFK1N60**Fig. 12. Gate Charge Test Circuit & Waveforms****Fig 13. Switching Time Test Circuit & Waveforms****Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms**

DFK1N60

Fig. 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



DFK1N60**SOT-223 Package Dimension**

DIMENSION		A	B	C	D	E	F	G	H	I
mm	Min.	2.90		0.60		4.35	6.30			1.40
	Typ.	3.00	2.30	0.70	0.95	4.60	6.50	0.89	0.46	1.60
	Max.	3.10		0.80		4.85	6.70			1.80

DIMENSION		J	K	L	M	N	O	P	Q	
mm	Min.	1.55	3.30			0.45	0.04	6.70	0.20	
	Typ.	1.75	3.50	0.60		0.65	0.06	7.00	0.25	
	Max.	1.95	3.70		1.80	0.85	0.10	7.30	0.35	