

Firing

TWO-CHANNEL DIGITAL-TO-RESOLVER CONVERTER

DESCRIPTION

The DRC-11522 is a dual 16-bit digitalto-resolver (D/R) converter. Each channel is independent from the other with the exception of the 16 digital lines. The DRC-11522 allows the user to program the gain of the resolver output.

Packaged in a 36-pin double DIP, the DRC-11522 is two digital-to-resolver converters in one hybrid module. Using an AC reference input, the DRC-11522 is a digital-to-resolver converter. When using a DC reference input, the unit can be used as a hybrid digital-to-sin/cos DC converter. With the reference input proportional to the radius vector, the DRC-11522 converts polar to rectangular coordinates.

The circuit design in the DRC-11522 allows for higher accuracy and reduces the output scale factor variation so that the output can drive displays directly. The output line-to-line voltage can be scaled by pin programming. Other features include buffered reference input, and a wide operating temperature range.

APPLICATIONS

Because of its high reliability, small size and low power consumption, the DRC-11522 is ideal for the most stringent and severe industrial and military ground or avionics applications. All units are available with MIL-PRF-38534 processing.

Among the many possible applications are computer-based systems in which digital information is processed, such as simulators, flight trainers, flight instrumentation, fire control systems, radar and navigation systems.

FEATURES

DRC-11522

- 16-Bit Resolution
- Pin Programmable Gain Control
- Two Channels in One 36-Pin DDIP
- Accuracy: to ±2 Min.
- 0.1% Scale Factor Variation with Angle
- DC-Coupled Reference
- High Reliability CMOS D/R Chip
- 8-Bit/2-Byte Double-Buffered Transparent Latches




FIGURE 1. DRC-11522 BLOCK DIAGRAM

TABLE 1. SPECIFICATIONS (for each channel) Apply over temperature range, power supply ranges, reference voltage, and frequency range, and 10% harmonic distortion in the reference.				
PARAMETER	VALUE	DESCRIPTION/REMARKS		
RESOLUTION	16 bits (0.33 arc minutes)	MSB = 180° LSB = 0.0055°		
ACCURACY Output Accuracy Differential Linearity Radius accuracy	±8 minutes to ±1 minute (see ordering info) ±1 LSB max ±0.03%	Accuracy applies over operating temp. range Simultaneous amplitude variation in both outputs as a function of digital angle		
DYNAMICS Output Settling Time	Less than 20 µsec for any digital step change.	For any analog or digital step change		
DIGITAL INPUT Logic Type		Natural binary angle parallel positive logic CMOS and TTL compatible. Inputs are CMOS transient protected. Each input has a 20 µA max pull down to GND.		
Logic "0" Logic "1" Load Current	-0.3 V-dc to 1.25 V-dc +2.0 V-dc to +5.5 V-dc 20 μA max to GND 20 μA to V _L	External logic voltage not needed. TTL compatible. Bits 1-16 LL, LM, LA (See timing Diagram, FIGURE 2)		
REFERENCE INPUT Type Frequency Range Voltage Input Impedance	DC to 1000 Hz 3.5 V ±10% 10 M Ohm min	Programmable (See TABLE 2.) DC to 10 kHz with reduced accuracy. 0 to ±10 peak AC or DC Operational Amplifier Buffer		
ANALOG OUTPUT Type Output Current Max Output Voltage (Tracks Reference Input Voltage) Converter Gain (K) Transformation Ratio Tol. Scale Factor Variation DC Offset	2 mA rms max K * Vin * Sin θ also K * Vin * Cos θ 0.5, 1.0, or 2.0 ±1% ±0.2% max ±0.1% max ±10 mV typical, ±25 mV max	Resolver ±10 V peak AC or DC See TABLE 2. Each Line to GND		
POWER SUPPLIES Voltage Max Voltage Without Damage Current or Impedance	±15 VDC ±10% ±18 VDC ±40 mA max	For ±10 V peak output		
TEMPERATURE RANGES (CASE) Operating -1 Option -3 Option Storage	-55°C to +125°C 0°C to +70°C -60°C to +135°C			
PHYSICAL CHARACTERISTICS Type Size Weight	36-pin double DIP 0.78 x 1.9 x 0.21 inch (2.0 x 4.8 x 0.53 cm) 0.6 oz (17g) max			

TECHNICAL INFORMATION

DIGITAL INPUTS

For each channel, the 16-bit digital angle is double buffered with transparent latches (See FIGURE 1). The latch controls have internal pull-up current sources to +5 V, this puts the latches in the transparent mode when they are not connected.

Angle is determined by adding the logic bits. The enable inputs are \overline{LL} (1st Latch LSBs), \overline{LM} (1st Latch MSBs), and \overline{LA} (2nd Latch All); see FIGURE 2 for timing.

OUTPUT SCALING AND REFERENCE LEVEL ADJUSTMENT

The DRC-11522 operates like a multiplying D/A converter in that the voltage of each output line is directly proportional to the reference voltage. The maximum line-to-line levels are determined by the output amplifiers and are programmable for a gain of 0.5, 1.0, or 2.0 (See TABLE 2.).

TABLE 2. PROGRAMMABLE GAIN				
GC1-A	GC2-A	GAIN		
(PIN 7)	(PIN 8)	(K)		
GND	OPEN	0.5		
OPEN	GND	1.0		
OPEN	OPEN	2.0		
GC1-B	GC2-B	GAIN		
(PIN 4)	(PIN 5)	(K)		

OUTPUT PHASING AND OUTPUT SCALE FACTOR

The analog output signals have the following phasing:

 $\begin{aligned} & \sin = (\mathsf{REF} * \mathsf{K}) \mathsf{A}_{\mathsf{O}} [1 + \mathsf{A}(\theta)] \sin \theta \\ & \cos = (\mathsf{REF} * \mathsf{K}) \mathsf{A}_{\mathsf{O}} [1 + \mathsf{A}(\theta)] \cos \theta \end{aligned}$

The output amplifiers simultaneously track reference voltage fluctuations because they are proportional to (REF * K). The transformation ratio A₀ is determined by the programmable gain inputs (0.5, 1.0, or 2.0). The maximum variation in A₀ from all causes is 0.1%. The term A(θ) represents the variation of the amplitude with the digital signal input angle. A(θ), which is called the scale factor variation, is a smooth function of (θ) without discontinuities and is less than ±0.1% for all values of (θ) The total maximum variation in A₀[1 + A(θ)] is therefore ±0.2%.

Because the amplitude factor (REF * K) $A_0 [1 + A(\theta)]$ varies simultaneously on all output lines, it is not a source of error when the DRC-11522 is driving a ratiometric system. However, if the outputs are used independently, as in x-y plotters, the amplitude variations must be taken into account.

TABLE 3. PINOUTS					
PIN	FUNCTION	PIN	FUNCTION		
1	IIL-B	19	Bit 16 (LSB)		
2	COS A	20	Bit 15		
3	SIN A	21	Bit 14		
4	GC1-B	22	Bit 13		
5	GC2-B	23	Bit 12		
6	Ref B	24	Bit 11		
7	GC1-A	25	Bit 10		
8	GC2-A	26	Bit 9		
9	Ref A	27	Bit 8		
10	COS B	28	Bit 7		
11	SIN B	29	Bit 6		
12	NC	30	Bit 5		
13	+15 V	31	Bit 4		
14	-15 V	32	Bit 3		
15	LA-B	33	Bit 2		
16	LA-A	34	Bit 1 (MSB)		
17	LL-A	35	LM-A		
18	GND	36	LM-B		
NOTE: Functions LL, LM, LA both A and B may be left unconnected when not used.					

TABLE 4. PIN DEFINITIONS		
PIN	DEFINITION	
GND	Power Supply Ground	
	Digital Ground	
	Analog Signal Ground	
<u>B1</u> -B16	Digital Input bits B1, = MSB = 180 degrees	
LM-A	High Byte Enable (B1-B8) for MSB's 8-bit Input register of channel A. Logic high enables, low holds.	
LM-B	High Byte Enable (B1-B8) for MSB's 8-bit Input register	
	channel B Logic high enables, low holds.	
LL-A	Low Byte Enable (B9-B16) for LSB's 8-bit Input register of	
	channel A. Logic high enables, low holds	
LL-B	Low Byte Enable (B9-B16) for LSB's 8-bit Input register of	
	channel B. Logic high enables, low holds.	
LA-A	Channel A Load Converter. Logic high transfers Channel A	
	input registers data into 16-bit holding register. When	
I A-B	low, Channel A is in hold mode.	
LA-B	Channel B Load Converter. Logic high transfers Channel B input registers data into 16-bit holding register. When	
	low, Channel B is in hold mode.	
+15 V	Power Supply Voltage.	
-15 V	Power Supply Voltage.	
	CAUTION:	
	REVERSAL OF POWER SUPPLIES	
	WILL DAMAGE THE CONVERTER.	
Ref-A	Channel A reference voltage Input	
Ref-B	Channel B reference voltage input	
GC1-A	Channel A gain programming pin	
GC2-A	Channel A gain programming pin	
GC1-B	Channel B gain programming pin	
GC2-B	Channel B gain programming pin	
Sin A	Analog output of Channel A	
Cos A Sin B	Analog output of Channel A Analog output of Channel B	
Cos B	Analog output of Channel B	





FIGURE 2. LL, LM, AND LA TIMING DIAGRAM



Lead spacing dimensions apply only at seating plane.


4. Pin material meets solderability requirements of MIL-STD-202E, Method 208C.

5. Package is Kovar with electroless nickel plating.

6. Case is electrically floating.

FIGURE 3. DRC-11522 MECHANICAL OUTLINE (36-PIN DOUBLE DIP)

ORDERING INFORMATION



*Standard DDC Processing with burn-in and full temperature test — see table below.

STANDARD DDC PROCESSING				
TEST	MIL-STD-883			
TEST	METHOD(S)	CONDITION(S)		
INSPECTION	2009, 2010, 2017, and 2032	_		
SEAL	1014	A and C		
TEMPERATURE CYCLE	1010	С		
CONSTANT ACCELERATION	2001	А		
BURN-IN	1015, Table 1	_		

The information in this data sheet is believed to be accurate; however, no responsibility is assumed by Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection therewith. Specifications are subject to change without notice.



105 Wilbur Place, Bohemia, New York 11716-2482

For Technical Support - 1-800-DDC-5757 ext. 7389 or 7413

Headquarters - Tel: (631) 567-5600 ext. 7389 or 7413, Fax: (631) 567-7358 West Coast - Tel: (714) 895-9777, Fax: (714) 895-4988 Southeast - Tel: (703) 450-7900, Fax: (703) 450-6610 United Kingdom - Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264 Ireland - Tel: +353-21-341065, Fax: +353-21-341568 France - Tel: +33-(0)1-41-16-3424, Fax: +33-(0)1-41-16-3425 Germany - Tel: +49-(0)8141-349-087, Fax: +49-(0)8141-349-089 Sweden - Tel: +46-(0)8-54490044, Fax +46-(0)8-7550570 Japan - Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689 World Wide Web - http://www.ddc-web.com

