



CEP12N5/CEB12N5 □ CEF12N5


N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

FEATURES

Type	V _{DSS}	R _{DS(ON)}	I _D	@V _{GS}
CEP12N5	500V	0.54Ω	12A	10V
CEB12N5	500V	0.54Ω	12A	10V
CEF12N5	500V	0.54Ω	12A ^d	10V

- Super high dense cell design for extremely low R_{DS(ON)}.
- High power and current handing capability.
- Lead free product is acquired.



ABSOLUTE MAXIMUM RATINGS T_C = 25°C unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V _{DS}	500		V
Gate-Source Voltage	V _{GS}	±30		V
Drain Current-Continuous	I _D	12	12 ^d	A
Drain Current-Pulsed ^a	I _{DM} ^e	48	48 ^d	A
Maximum Power Dissipation @ T _C = 25°C - Derate above 25°C	P _D	166 1.3	50 0.4	W W/°C
Operating and Store Temperature Range	T _J , T _{stg}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R _{θJC}	0.75	2.5	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	65	°C/W

This is preliminary information on a new product in development now .
Details are subject to change without notice .

Rev 1. 2008.Oct.
<http://www.cetsemi.com>




CEP12N5/CEB12N5 □

CEF12N5

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = 250\mu\text{A}$	500			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 500\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_{\text{D}} = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_{\text{D}} = 6\text{A}$		0.45	0.54	Ω
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1745		pF
Output Capacitance	C_{oss}			205		pF
Reverse Transfer Capacitance	C_{rss}			20		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 250\text{V}, I_{\text{D}} = 12\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 25\Omega$		31.6	63.2	ns
Turn-On Rise Time	t_r			25.6	51.2	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			146.3	292.6	ns
Turn-Off Fall Time	t_f			32	64	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 400\text{V}, I_{\text{D}} = 12\text{A}, V_{\text{GS}} = 10\text{V}$		44.1	58.7	nC
Gate-Source Charge	Q_{gs}			7.3		nC
Gate-Drain Charge	Q_{gd}			17.3		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_{S}^f				12	A
Drain-Source Diode Forward Voltage ^b	V_{SD}^g	$V_{\text{GS}} = 0\text{V}, I_{\text{S}} = 12\text{A}$			1.4	V
Notes :						
a.Repetitive Rating : Pulse width limited by maximum junction temperature .						
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.□						
c.Guaranteed by design, not subject to production testing.□						
d.Limited only by maximum temperature allowed .						
e.Pulse width limited by safe operating area .						
f.Full package $I_{\text{S}(\text{max})} = 6\text{A}$.						
g.Full package V_{SD} test condition $I_{\text{S}} = 6\text{A}$.						
h. $L = 15\text{mH}$, $I_{\text{AS}} = 8.5\text{A}$, $V_{\text{DD}} = 50\text{V}$, $R_{\text{G}} = 25\Omega$, Starting $T_J = 25^\circ\text{C}$						



CEP12N5/CEB12N5 CEF12N5




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current

CET

CEP12N5/CEB12N5 CEF12N5




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve