

CPU Supervisor

Features

- · 200ms Power On Reset Delay
- Low Vcc Detection and Reset Assertion
 - —Five Standard Reset Threshold Voltages
 - Adjust Low Vcc Reset Threshold Voltage using special programming sequence
 - -Reset Signal Valid to Vcc=1V
- · Selectable Nonvolatile Watchdog Timer
 - -0.2, 0.6, 1.4 seconds
 - —Off selection
 - —Select settings through software
- Long Battery Life With Low Power Consumption
 - —<50µA Max Standby Current, Watchdog On
 - —<1µA Max Standby Current, Watchdog Off</p>
- 1.8V to 5.5V Operation
- · SPI Mode 0 interface
- · Built-in Inadvertent Write Protection
 - —Power-Up/Power-Down Protection Circuitry
 - -Watchdog Change Latch
- High Reliability
- · Available Packages
 - -8-Lead TSSOP
 - -8-Lead SOIC
 - -8 Pin PDIP

DESCRIPTION


This device combines three popular functions, Power on Reset, Watchdog Timer, and Supply Voltage Supervision in one package. This combination lowers system cost, reduces board space requirements, and increases reliability.

The Watchdog Timer provides an independent protection mechanism for microcontrollers. During a system failure, the device will respond with a RESET signal after a selectable time-out interval. The user selects the interval from three preset values. Once selected, the interval does not change, even after cycling the power.

The user's system is protected from low voltage conditions by the device's low Vcc detection circuitry. When Vcc falls below the minimum Vcc trip point, the system is reset. $\overline{\text{RESET}}$ is asserted until Vcc returns to proper operating levels and stabilizes. Five industry standard V_{TRIP} thresholds are available, however, Xicor's unique circuits allow the thresold to be reprogrammed to meet custom requirements or to fine-tune the threshold for applications requiring higher precision.

The device utilizes Xicor's proprietary Direct Write[™] cell for the Watchdog Tlmer control bits and the V_{TRIP} storage element, providing a minimum endurance of 100,000 write cycles and a minimum data retention of 100 years.

Block Diagram




1

©Xicor, Inc. 1999 Patents Pending 9900-3002.1 2/24/99 T0/C0/D0 CM Characteristics subject to change without notice

PIN DESCRIPTION

PIN	PIN		
(SOIC/PDIP)	TSSOP	Name	Function
1	1	CS/WDI	Chip Select Input. \overline{CS} HIGH, deselects the device and the SO output pin is at a high impedance state. Unless a nonvolatile write cycle is underway, the device will be in the standby power mode. \overline{CS} LOW enables the device, placing it in the active power mode. Prior to the start of any operation after power up, a HIGH to LOW transition on \overline{CS} is required Watchdog Input. A HIGH to LOW transition on the WDI pin restarts the Watchdog timer. The absence of a HIGH to LOW transition within the watchdog time-out period results in $\overline{RESET}/RESET$ going active.
2	2	so	Serial Output. SO is a push/pull serial data output pin. A read cycle shifts data out on this pin. The falling edge of the serial clock (SCK) clocks the data out.
5	8	SI	Serial Input. SI is a serial data input pin. Input all opcodes, byte addresses, and memory data on this pin. The rising edge of the serial clock (SCK) latches the input data. Send all opcodes (Table 1), addresses and data MSB first.
6	9	SCK	Serial Clock. The Serial Clock controls the serial bus timing for data input and output. The rising edge of SCK latches in the opcode, address, or watchdog bits present on the SI pin. The falling edge of SCK changes the data output on the SO pin.
3	6	V _{PE}	$ m V_{TRIP}$ Program Enable. When $\rm V_{PE}$ is LOW, the $\rm V_{TRIP}$ point is fixed at the last valid programmed level. To readjust the $\rm V_{TRIP}$ level, requires that the VPE pin be pulled to a high voltage (15-18V).
4	7	V _{SS}	Ground
8	14	V _{CC}	Supply Voltage
7	13	RESET	Reset Output. RESET is an active LOW, open drain output which goes active whenever Vcc falls below the minimum Vcc sense level. It will remain active until Vcc rises above the minimum Vcc sense level for 200ms. RESET goes active if the Watchdog Timer is enabled and CS/WDI remains either HIGH or LOW longer than the selectable Watchdog time-out period. A falling edge of CS/WDI will reset the Watchdog Timer. RESET goes active on power up at 1V and remains active for 200ms after the power supply stabilizes.
	3-5,10-12	NC	No internal connections

Figure 1. PIN CONFIGURATION



PRINCIPLES OF OPERATION

Power On Reset

Application of power to the X5001 activates a Power On Reset Circuit. This circuit goes active at 1V and pulls the RESET/RESET pin active. This signal prevents the system microprocessor from starting to operate with insufficient voltage or prior to stabilization of the oscillator. When Vcc exceeds the device V_{TRIP} value for 200ms (nominal) the circuit releases RESET, allowing the processor to begin executing code.

Low voltage monitoring

During operation, the X5001 monitors the V_{CC} level and asserts \overline{RESET} if supply voltage falls below a preset minimum V_{TRIP} The \overline{RESET} signal prevents the microprocessor from operating in a power fail or brownout condition. The \overline{RESET} signal remains active until the voltage drops below 1V. It also remains active until Vcc returns and exceeds V_{TRIP} for 200ms.

Watchdog timer

The Watchdog Timer circuit monitors the microprocessor activity by monitoring the WDI input. The microprocessor must toggle the \overline{CS}/WDI pin periodically to prevent a \overline{RESET} signal. The \overline{CS}/WDI pin must be toggled from HIGH to LOW prior to the expiration of the watchdog timeout period. The state of two nonvolatile control bits in the Watchdog Register determine the watchdog timer period.

Vcc Threshold Reset Procedure

The X5001 is shipped with a standard Vcc threshold (V_{TRIP}) voltage. This value will not change over normal operating and storage conditions. However, in applications where the standard V_{TRIP} is not exactly right, or if higher precision is needed in the V_{TRIP} value, the X5001 threshold may be adjusted. The procedure is described below, and requires the application of a high voltage control signal.

Setting the V_{TRIP} Voltage

This procedure is used to set the V_{TRIP} to a higher voltage value. For example, if the current V_{TRIP} is 4.4V and the new V_{TRIP} is 4.6V, this procedure will directly make the change. If the new setting is to be lower than the current setting, then it is necessary to reset the trip point before setting the new value.

To set the new V_{TRIP} voltage, apply the desired V_{TRIP} threshold voltage to the Vcc pin and tie the W_{PE} pin to the programming voltage V_P . Then a V_{TRIP} programming command sequence is sent to the device over the SPI interface. This V_{TRIP} programming sequence consists of pulling \overline{CS} LOW, then clocking in data 06h. This is followed by bringing \overline{CS} HIGH then LOW and clocking in data 02h, 00h, 01h, and 00h (in order) and bringing \overline{CS} HIGH. This initiates the V_{TRIP} programming sequence. V_P is brought LOW to end the operation.

Resetting the V_{TRIP} Voltage

This procedure is used to set the V_{TRIP} to a "native" voltage level. For example, if the current V_{TRIP} is 4.4V and the new V_{TRIP} must be 4.0V, then the V_{TRIP} must be reset. When V_{TRIP} is reset, the new V_{TRIP} is something less than 1.7V. This procedure must be used to set the voltage to a lower value.

To reset the V_{TRIP} voltage, apply greater than 3V to the Vcc pin and tie the W_{PE} pin to the programming voltage Vp. Then a V_{TRIP} command sequence is sent to the device over the SPI interface. This V_{TRIP} programming sequence consists of pulling \overline{CS} LOW, then clocking in data 06h. This is followed by bringing \overline{CS} HIGH then LOW and clocking in data 02h, 00h, 03h, and 00h (in order) and bringing \overline{CS} HIGH. This initiates the V_{TRIP} programming sequence. V_P is brought LOW to end the operation.

Figure 2. Sample V_{TRIP} Reset Circuit




Figure 3. Set V_{TRIP} Level Sequence (Vcc=desired V_{TRIP} value.)






Figure 4. Reset V_{TRIP} Level Sequence (Vcc > 3V.)





SPI Interface

The device is designed to interface directly with the synchronous Serial Peripheral Interface (SPI) of many popular microcontroller families.

The device monitors the $\overline{\text{CS}}/\text{WDI}$ line and asserts $\overline{\text{RESET}}$ output if there is no activity within user selctable time-out period. The device also monitors the Vcc supply and asserts the $\overline{\text{RESET}}$ if Vcc falls below a preset minimum (V_{TRIP}). The device contains an 8-bit Watchdog Timer Register to control the watchdog time-out period. The current settings are accessed via the SI and SO pins.

All instructions (Table 1) and data are transferred MSB first. Data input on the SI line is latched on the first rising edge of SCK after \overline{CS} goes LOW. Data is output on the SO line by the falling edge of SCK. SCK is static, allowing the user to stop the clock and then start it again to resume operations where left off.

Watchdog Timer Register

7	6	5	4	3	2	1	0
0	0	0	WD ₁	WD ₀	0	0	0

Watchdog Timer Control Bits

The Watchdog Timer Control bits, WD_0 and WD_1 , select the Watchdog Time-out Period. These nonvolatile bits are programmed with the Set Watchdog Timer (SWDT) instruction.

Watchdog (Control Bits	Watchdog Time-out		
WD1 WD0		(Typical)		
0	0	1.4 Seconds		
0	1	600 Milliseconds		
1	0	200 Milliseconds		
1	1	Disabled		

Write Watchdog Register Operation

Changing the Watchdog Timer Register is a two step process. First, the change must be enabled with by setting the Watchdog Change Latch (see below). This instruction is followed by the Set Watchdog Timer (SWDT) instruction, which includes the data to be written (Figure 5). Data bits 3 and 4 contain the Watchdog settings and data bits 0, 1, 2, 5, 6 and 7 must be "0".

Watchdog Change Latch

The Watchdog Change Latch must be SET before a Write Watchdog Timer Operation is initiated. The Enable Watchdog Change (EWDC) instruction will set the latch and the Disable Watchdog Change (DWDC) instruction will reset the latch (See) This latch is automatically reset upon a power-up condition and after the completion of a valid nonvolatile write cycle.

Read Watchdog Timer Register Operation

If there is not a nonvolatile write in progress, the Read Watchdog Timer instruction returns the setting of the watchdog timer control bits. The other bits are reserved and will return '0' when read. See Figure 3.

If a nonvolatile write is in progress, the Read Watchdog Timer Register Instruction returns a HIGH on SO. When the nonvolatile write cycle is completed, a seperate Read Watchdog Timer instruction should be used to determine the current status of the Watchdog control bits.

RESET Operation

The \overline{RESET} (X5001) output is designed to go LOW whenever V_{CC} has dropped below the minimum trip point and/or the Watchdog timer has reached its programmable time-out limit.

The RESET output is an open drain output and requires a pull up resistor.

Operational Notes

The device powers-up in the following state:

- The device is in the low power standby state.
- A HIGH to LOW transition on CS is required to enter an active state and receive an instruction.
- · SO pin is high impedance.
- · The Watchdog Change Latch is reset.
- The RESET Signal is active for tpurps.

Data Protection

The following circuitry has been included to prevent inadvertent writes:

- A EWDC instruction must be issued to enable a change to the watchdog timeout setting.
- CS must come HIGH at the proper clock count in order to implement the requested changes to the watchdog timeout setting.

Table 1. Instruction Set Definition

Instruction Format	Instruction Name and Operation
0000 0110	EWDC: Enable Watchdog Change Operation
0000 0100	DWDC: Disable Watchdog Change Operation
0000 0001	SWDT: Set Watchdog Timer control bits: Instruction followed by contents of register: 000(WD ₁) (WD ₀)000 See Watchdog Timer Settings and
0000 0101	RWDT: Read Watchdog Timer control bits

Notes: Instructions are shown with MSB in leftmost position. Instructions are transferred MSB first.

7038 FRM T03








Figure 7. Enable Watchdog Change/Disable Watchdog Change Sequence





SCK

SCK


SCK

SCK

NONVOLATILE WRITE IN PROGRESS

SO

SO HIGH During 1st bit while in the Nonvolatile write cycle



ABSOLUTE MAXIMUM RATINGS*

Temperature under Bias65°C to +135°C
Storage Temperature65°C to +150°C
Voltage on any Pin with Respect to V _{SS} −1.0V to +7V
D.C. Output Current5mA
Lead Temperature (Soldering, 10 seconds)300°C

RECOMMENDED OPERATING CONDITIONS

Temp	Min.	Max.
Commercial	0°C	+70°C

7036 FRM T07

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Voltage Option	Supply Voltage Limits
-1.8	1.8V to 3.6V
–2.7 or -2.7A	2.7V to 5.5V
-4.5 or -4.5 A	4.5V to 5.5V

PT= Package, Temperature

D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

		Limits		S				
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions		
I _{CC1}	V _{CC} Write Current (Active)			5	mA	SCK = $V_{CC} \times 0.1/V_{CC} \times 0.9$ @ 5MHz, SO = Open		
I _{CC2}	V _{CC} Read Current (Active)			0.4	mA	SCK = V _{CC} x 0.1/V _{CC} x 0.9 @ 5MHz, SO = Open		
I _{SB1}	V _{CC} Standby Current WDT=OFF			1	μΑ	$\overline{\text{CS}} = V_{\text{CC}}, V_{\text{IN}} = V_{\text{SS}} \text{ or } V_{\text{CC}}, V_{\text{CC}} = 5.5V$		
I _{SB2}	V _{CC} Standby Current WDT=ON			50	μΑ	$\overline{\text{CS}} = V_{\text{CC}}, V_{\text{IN}} = V_{\text{SS}} \text{ or } V_{\text{CC}}, V_{\text{CC}} = 5.5V$		
I _{SB3}	V _{CC} Standby Current WDT=ON			20	μΑ	$\overline{CS} = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}, V_{CC} = 3.6V$		
ILI	Input Leakage Current		0.1	10	μΑ	$V_{IN} = V_{SS}$ to V_{CC}		
I _{LO}	Output Leakage Current		0.1	10	μΑ	$V_{OUT} = V_{SS}$ to V_{CC}		
$V_{IL}^{(1)}$	Input LOW Voltage	-0.5		V _{CC} x0.3	>			
V IH ⁽¹⁾	Input HIGH Voltage	V _{CC} x0.7		V _{CC} +0.5	٧			
V _{OL1}	Output LOW Voltage			0.4	٧	$V_{CC} > 3.3V, I_{OL} = 2.1 \text{mA}$		
V_{OL2}	Output LOW Voltage			0.4	٧	$2V < V_{CC} < 3.3V, I_{OL} = 1 \text{ mA}$		
V _{OL3}	Output LOW Voltage			0.4	٧	$V_{CC} \le 2V$, $I_{OL} = 0.5mA$		
V _{OH1}	Output HIGH Voltage	V _{CC} -0.8			٧	$V_{CC} > 3.3V, I_{OH} = -1.0mA$		
V _{OH2}	Output HIGH Voltage	V _{CC} -0.4			٧	$2V < V_{CC} \le 3.3V$, $I_{OH} = -0.4$ mA		
V _{OH3}	Output HIGH Voltage	V _{CC} -0.2			٧	$V_{CC} \le 2V$, $I_{OH} = -0.25mA$		
V _{OLRS}	Reset Output LOW Voltage			0.4	V	$I_{OL} = 1mA$		

POWER-UP TIMING


Symbol	Parameter	Min.	Max.	Units
t _{PUR} (2)	Power-up to Read Operation		1	ms
t _{PUW} ⁽²⁾	Power-up to Write Operation		5	ms

CAPACITANCE $T_A = +25$ °C, f = 1MHz, $V_{CC} = 5$ V.

Symbol	Test	Max.	Units	Conditions
C _{OUT} ⁽²⁾	Output Capacitance (SO, RESET)	8	pF	$V_{OUT} = 0V$
C _{IN} ⁽²⁾	Input Capacitance (SCK, SI, \overline{CS})	6	pF	$V_{IN} = 0V$

Notes: (1) V_{IL} min. and V_{IH} max. are for reference only and are not tested. (2) This parameter is periodically sampled and not 100% tested.

Figure 1. EQUIVALENT A.C. LOAD CIRCUIT



A.C. TEST CONDITIONS

Input Pulse Levels	V _{CC} x 0.1 to V _{CC} x 0.9
Input Rise and Fall Times	10ns
Input and Output Timing Level	V _{CC} x0.5

A.C. CHARACTERISTICS (Over recommended operating conditions, unless otherwise specified)

Data Input Timing

		1.8V	-3.6V	2.7V-		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
f _{SCK}	Clock Frequency	0	1	0	2	MHz
tcyc	Cycle Time	1000		500		ns
t _{LEAD}	CS Lead Time	400		200		ns
t _{LAG}	CS Lag Time	400		200		ns
t _{WH}	Clock HIGH Time	400		200		ns
t _{WL}	Clock LOW Time	400		200		ns
t _{SU}	Data Setup Time	100		50		ns
t _H	Data Hold Time	100		50		ns
t _{RI} ⁽³⁾	Input Rise Time		2		2	μs
t _{FI} ⁽³⁾	Input Fall Time		2		2	μs
t _{CS}	CS Deselect Time	250		150		ns
t _{WC} ⁽⁴⁾	Write Cycle Time		10		10	ms

Data Output Timing

		1.8V-3.6V		2.7V-5.5V		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
f _{SCK}	Clock Frequency	0	1	0	2	MHz
t _{DIS}	Output Disable Time		400		200	ns
t _V	Output Valid from Clock Low		400		200	ns
t _{HO}	Output Hold Time	0		0		ns
t _{RO} (3)	Output Rise Time		300		150	ns
t _{FO} (3)	Output Fall Time		300		150	ns

Notes: (3) This parameter is periodically sampled and not 100% tested.

(4) t_{WC} is the time from the rising edge of $\overline{\text{CS}}$ after a valid write sequence has been sent to the end of the self-timed internal nonvolatile write cycle.

Figure 1. Data Output Timing




Figure 2. Data Input Timing





Figure 1. Symbol Table

WAVE	EFORM	INPUTS	OUTPUTS
		Must be steady	Will be steady
		May change from LOW to HIGH	Will change from LOW to HIGH
		May change from HIGH to LOW	Will change from HIGH to LOW
	\overline{X}	Don't Care: Changes Allowed	Changing: State Not Known
		N/A	Center Line is High Impedance

Figure 1. Power-Up and Power-Down Timing




RESET Output Timing

Symbol	Parameter	Min.	Тур.	Max.	Units
V _{TRIP}	Reset Trip Point Voltage, X5001PT-4.5A Reset Trip Point Voltage, X5001PT-4.5 Reset Trip Point Voltage, X5001PT-2.7A Reset Trip Point Voltage, X5001PT-2.7 Reset Trip Point Voltage, X5001PT-1.8	4.50 4.25 2.85 2.55 1.70	4.63 4.38 2.92 2.63 1.75	4.75 4.50 3.00 2.70 1.80	V
t _{PURST}	Power-up Reset Timeout	100	200	280	ms
t _{RPD} ⁽⁵⁾	V _{CC} Detect to Reset/Output			500	ns
t _F ⁽⁵⁾	V _{CC} Fall Time	0.1			ns
t _R ⁽⁵⁾	V _{CC} Rise Time	0.1			ns
V _{RVALID}	Reset Valid V _{CC}	1			٧

(5) This parameter is periodically sampled and not 100% tested. PT = Package, Temperature Notes:

Figure 2. CS vs. RESET Timing



RESET Output Timing

Symbol	Parameter	Min.	Тур.	Max.	Units
twdo	$\begin{aligned} &\text{Watchdog Timeout Period,} \\ &\text{WD}_1 = 1, \text{WD}_0 = 0 \\ &\text{WD}_1 = 0, \text{WD}_0 = 1 \\ &\text{WD}_1 = 0, \text{WD}_0 = 0 \end{aligned}$	100 450 1	200 600 1.4	300 800 2	ms ms sec
t _{CST}	CS Pulse Width to Reset the Watchdog	400			ns
t _{RST}	Reset Timeout	100	200	300	ms


V_{TRIP} Programming Timing Diagram V_{TRIP} V_T

V_{TRIP} Programming Parameters


Parameter	Description	Min	Max	Units
t _{VPS}	V _{TRIP} Program Enable Voltage Setup time	1		μs
t _{VPH}	V _{TRIP} Program Enable Voltage Hold time	1		μs
t _{PCS}	V _{TRIP} Programming CS inactive time	1		μs
t _{TSU}	V _{TRIP} Setup time	1		μs
t _{THD}	V _{TRIP} Hold (stable) time	10		ms
t _{WC}	V _{TRIP} Write Cycle Time		10	ms
t _{VPO}	V _{TRIP} Program Enable Voltage Off time (Between successive adjustments)	0		us
t _{RP}	V _{TRIP} Program Recovery Period (Between successive adjustments)	10		ms
V _P	Programming Voltage	15	18	V
V _{TRAN}	V _{TRIP} Programmed Voltage Range	1.7	5.0	V
V _{ta1}	Initial V _{TRIP} Program Voltage accuracy (Vcc applied - V _{TRIP}) (Programmed at 25°C.)	-0.1	+0.4	V
V _{ta2}	Subsequent V _{TRIP} Program Voltage accuracy [(Vcc applied - V _{ta1}) - V _{TRIP} Programmed at 25°C.)	-25	+25	mV
V _{tr}	V _{TRIP} Program Voltage repeatability (Successive program operations. Programmed at 25°C.)	-25	+25	mV
V _{tv}	V _{TRIP} Program variation after programming (0-75°C). (Programmed at 25°C.)	-25	+25	mV

 $V_{\mbox{\footnotesize{TRIP}}}$ Programming parameters are periodically sampled and are not 100% Tested.


Vcc Supply Current vs. Temperature (I_{SB})




two vs. Voltage/Temperature (WD1,0=1,1)




V_{TRIP} vs. Temperature (programmed at 25°C)




t_{WDO} vs. Voltage/Temperature (WD1,0=1,0)




t_{PURST} vs. Temperature



two vs. Voltage/Temperature (WD1,0 0=0,1)





8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S





NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

8-LEAD PLASTIC, TSSOP, PACKAGE TYPE V









NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

Ordering Information

Vcc Range	Vtrip Range	Package	Operating Temperature Range	PART NUMBER RESET (Active LOW)
		8 pin PDIP	0°C - 70°C	X5001P-4.5A
4.5-5.5V	4.5.4.75	8L SOIC	0°C - 70°C	X5001S8-4.5A
		8L TSSOP	0°C - 70°C	X5001V8-4.5A
		8 pin PDIP	0°C - 70°C	X5001P
4.5-5.5V	4.25.4.5	8L SOIC	0°C - 70°C	X5001S8
		8L TSSOP	0°C - 70°C	X5001V8
2.7-5.5V	2.85-3.0	8L SOIC	0°C - 70°C	X5001S8-2.7A
2.7-5.5V	0.55.0.7	8L SOIC	0°C - 70°C	X5001S8-2.7
	2.55-2.7 8L	8L TSSOP	0°C - 70°C	X5001V8-2.7
1 9 2 6 1/	2.6V 1.7-1.8	8L SOIC	0°C - 70°C	X5001S8-1.8
1.8-3.6V		8LTSSOP	0°C - 70°C	X5001V8-1.8

Part Mark Information

8-Lead TSSOP



501AG = 1.8 to 3.6V, 0 to +70°C, V_{TRIP} =1.7-1.8V 501AH = 1.8 to 3.6V, -40 to +85°C, V_{TRIP} =1.7-1.8V 5001F = 2.7 to 5.5V, 0 to +70°C, V_{TRIP} =2.55-2.7V 5001G = 2.7 to 5.5V, -40 to +85°C, V_{TRIP} =2.55-2.7V 501AN = 2.7 to 5.5V, 0 to +70°C, V_{TRIP} =2.85-3.0V 501AP = 2.7 to 5.5V, -40 to +85°C, V_{TRIP} =2.85-3.0V X5001 = 4.5 to 5.5V, 0 to +70°C, V_{TRIP} =4.25-4.5V 5001I = 4.5 to 5.5V, -40 to +85°C, V_{TRIP} =4.25-4.5V 501AL = 4.5 to 5.5V, 0 to +70°C, V_{TRIP} =4.5-4.75V 501AM = 4.5 to 5.5V, -40 to +85°C, V_{TRIP} =4.5-4.75V

8-Lead SOIC



AG = 1.8 to 3.6V, 0 to +70°C, V_{TRIP} =1.7-1.8V AH = 1.8 to 3.6V, -40 to +85°C, V_{TRIP} =1.7-1.8V F = 2.7 to 5.5V, 0 to +70°C, V_{TRIP} =2.55-2.7V G = 2.7 to 5.5V, -40 to +85°C, V_{TRIP} =2.55-2.7V AN = 2.7 to 5.5V, 0 to +70°C, V_{TRIP} =2.85-3.0V AP = 2.7 to 5.5V, -40 to +85°C, V_{TRIP} =2.85-3.0V Blank = 4.5 to 5.5V, 0 to +70°C, V_{TRIP} =4.25-4.5V I = 4.5 to 5.5V, -40 to +85°C, V_{TRIP} =4.25-4.5V AL = 4.5 to 5.5V, 0 to +70°C, V_{TRIP} =4.5-4.75V AM = 4.5 to 5.5V, -40 to +85°C, V_{TRIP} =4.5-4.75V

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.