# 2-Lane, 2:1 Mux/DeMux Switch 

## Features

- 4 Differential Channel, 2:1 Mux/DeMux
- PCI Express® 2.0 Performance, 5.0 Gbps
- Pinout optimized for placement between two PCIe slots
- Bi-directional operation
- Low Bit-to-Bit Skew, 5ps max
- Low Crosstalk: -26dB@5 GHz
- Low Off Isolation: -20dB@5 GHz
- $\mathrm{V}_{\mathrm{DD}}$ Operating Range: +3.3 V
- ESD Tolerance: 2kV HBM
- Low channel-to-channel skew, 35ps max
- Packaging (Pb-free \& Green):
- 42-contact, TQFN (ZH42)


## Description

Pericom Semiconductor's PI3PCIE2415 is an 8 to 4 differential channel multiplexer/demultiplexer switch. This solution can switch 2 full PCI Express® 2.0, lanes to one of two locations. Using a unique design technique, Pericom has been able to minimize the impedance of the switch such that the attenuation observed through the switch is negligible. The unique design technique also offers a layout targeted for PCI Express signals, which minimizes the channel to channel skew as well as channel to channel crosstalk as required by the PCI Express specification.

## Application

Routing of PCIe® 2.0, signals with low signal attenuation.

## Block Diagram



## Truth Table

| Function | SEL |
| :---: | :---: |
| xIy to xOay | L |
| xIy to xOby | H |

## Pin Description (Top-Side View)



## Signal Descriptions

| Pin Number | Pin Name | Type | Description |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1, \\ & 2 \end{aligned}$ | $\begin{aligned} & \text { AI'+, } \\ & \text { AI- } \end{aligned}$ | Differential input | Differential input pair from PCIE signal source. Signal is passed through to the $\mathrm{AOa}+, \mathrm{AOa}$ - pin respectively when $\mathrm{SEL}=0$. Signal is passed through to the $\mathrm{AOb}+, \mathrm{AOb}$ - pin respectively when $\mathrm{SEL}=1$. |
| $\begin{aligned} & 37 \\ & 36 \end{aligned}$ | $\begin{aligned} & \mathrm{AOa}+ \\ & \mathrm{AOa-} \end{aligned}$ | Differential pass-through input | Differential analog pass-through output. Signal from AI+ and AI- is passed through $\mathrm{AOa}+$ and $\mathrm{AO}-$ respectively when SEL=0. |
| 3, 4 | $\begin{aligned} & \mathrm{AOb}+, \\ & \text { AOb- } \end{aligned}$ | Differential pass-through input | Differential analog pass-through output. Signal from AI+ and AI- is passed through $\mathrm{AOa}+$ and AOa - respectively when SEL=1. |
| $\begin{aligned} & 5, \\ & 6 \end{aligned}$ | $\begin{aligned} & \text { BI+, } \\ & \text { BI- } \end{aligned}$ | Differential input | Differential input pair from PCIE signal source. Signal is passed through to the $\mathrm{BOa}+, \mathrm{BOa}$ - pin respectively when $\mathrm{SEL}=0$. Signal is passed through to the $\mathrm{BOb}+, \mathrm{BOb}-$ pin respectively when $\mathrm{SEL}=1$. |
| $\begin{aligned} & 33, \\ & 32 \end{aligned}$ | $\begin{aligned} & \mathrm{BOa}+ \\ & \text { BOa- } \end{aligned}$ | Differential pass-through input | Differential analog pass-through output. Signal from BI+ and $\mathrm{BI}-$ is passed through $\mathrm{BOa}+$ and BOa - respectively when SEL=0. |
| 7, 8 | $\begin{aligned} & \mathrm{BOb}+, \\ & \text { BOb- } \end{aligned}$ | Differential pass-through input | Differential analog pass-through output. Signal from BI+ and BI- is passed through $\mathrm{BOb}+$ and $\mathrm{BOb}-$ respectively when SEL=1. |
| $\begin{aligned} & 10, \\ & 11 \end{aligned}$ | $\begin{aligned} & \text { CI+, } \\ & \text { CI- } \end{aligned}$ | Differential input | Differential input pair from PCIE signal source. Signal is passed through the COa+, COa- pin respectively When $\mathrm{SEL}=0$. Signal is passed through to the $\mathrm{COb}+, \mathrm{COb}-$ pin respectively when SEL $=1$. |
| $\begin{aligned} & 28, \\ & 27 \end{aligned}$ | $\begin{aligned} & \mathrm{CO}+\text {, } \\ & \text { COa- } \end{aligned}$ | Differential pass-through input | Differential analog pass-through output. Signal from CI+ and CI- is passed through COa+, COa- pin respectively when $\mathrm{SEL}=0$. |
| $\begin{aligned} & 12, \\ & 13 \end{aligned}$ | $\begin{aligned} & \mathrm{COb}+, \\ & \text { COb- } \end{aligned}$ | Differential pass-through input | Differential analog pass-through output. Signal from CI+ and CI- is passed through $\mathrm{COb}+, \mathrm{COb}$ - pin respectively when $\mathrm{SEL}=1$. |
| $\begin{aligned} & 14, \\ & 15 \end{aligned}$ | $\begin{aligned} & \text { DI+, } \\ & \text { DI- } \end{aligned}$ | Differential input | Differential input pair from PCIE signal source. Signal is passed through the $\mathrm{DOa}+$, DO - pin respectively When SEL $=0$. Signal is passed through to the $\mathrm{DOb}+$, $\mathrm{DOb}-$ pin respectively when SEL $=1$. |
| $\begin{aligned} & 24, \\ & 23 \end{aligned}$ | $\begin{aligned} & \mathrm{DOa}+ \\ & \text { DOa- } \end{aligned}$ | Differential pass-through input | Differential analog pass-through output. Signal from DI + and DI- is passed through $\mathrm{DOa}+$, DOa - pin respectively when SEL $=0$. |
| $\begin{aligned} & 16, \\ & 17 \end{aligned}$ | $\begin{aligned} & \text { DOb+, } \\ & \text { DOb- } \end{aligned}$ | Differential pass-through input | Differential analog pass-through output. Signal from DI+ and DI- is passed through $\mathrm{DOb}^{+}, \mathrm{DOb}$ - pin respectively when SEL $=1$. |
| $\begin{aligned} & 18,20,22,25,29 \\ & 35,38,40,42 \end{aligned}$ | GND | Ground input | Ground |
| 30 | SEL | 3.6 V tolerant low-voltage single-ended input | SEL controls the mux through a flow-through latch. |
| $\begin{aligned} & 9,19,21,26,31, \\ & 34,39,41 \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}$ | Power supply | Power, $3.3 \mathrm{~V} \pm 10 \%$ |

## Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Electrical Characteristics

Recommended Operating Conditions

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | 3.3 V Power Supply |  | 3.0 | 3.3 | 3.6 | V |
| IDD | Total current from $V_{\text {DD }}$ <br> $3.3 V ~ s u p p l y ~$ |  | 0 |  | 2.5 | mA |
| $\mathrm{~T}_{\text {CASE }}$ | Case temperature range <br> for operation within spec. |  | -40 |  | 85 | Celsius |

DC Electrical Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ )

| Parameter | Description | Test Conditions | Min | Typ ${ }^{(1)}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH-SEL }}{ }^{(2)}$ | Input high level, SEL input |  | 2.0 |  | 3.6 | V |
| $\mathrm{V}_{\text {IL-SEL }}{ }^{(2)}$ | Input Low Level, SEL input |  | 0 |  | 0.8 | V |
| $\mathrm{IIN}_{\text {_ SEL }}{ }^{(2)}$ | Input Leakage Current, SEL input | Measured with input at $\mathrm{V}_{\text {IH-SEL }}$ max and $\mathrm{V}_{\mathrm{IL} \text {-SEL }}$ min | -10 |  | 10 | uA |
| $\mathrm{R}_{\mathrm{ON}}$ | On Resistance | $\mathrm{V}_{\mathrm{DD}}=$ Min., $\mathrm{V}_{\mathrm{IN}}=1.3 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=40 \mathrm{~mA}$ |  |  | 12 | Ohm |
| CON | On Channel Capacitance | $\mathrm{V}_{\mathrm{IN}}=0, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  | 2.0 |  | pF |

Note:

1. Typical values are at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ambient and maximum loading.

## Dynamic Electrical Characteristics for $\mathbf{x I} \pm, \mathbf{x O y} \pm$

| Parameter | Description | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDIL | Differential Insertion Loss | $\begin{aligned} & \mathrm{f}=1.2 \mathrm{GHz} \\ & \mathrm{f}=2.5 \mathrm{GHz} \\ & \mathrm{f}=5.0 \mathrm{GHz} \\ & \mathrm{f}=7.5 \mathrm{GHz} \end{aligned}$ | $\begin{aligned} & \hline-1.5 \\ & -2.0 \\ & -5.0 \\ & -9.0 \end{aligned}$ |  |  | dB |
| DDIL ${ }_{\text {OFF }}$ | Differential Off Isolation | $\mathrm{f}=0$ to 3.0 GHz |  |  | -20.0 |  |
| DDRL | Differential Return Loss | $\begin{aligned} & \mathrm{f}=0 \text { to } 2.8 \mathrm{GHz} \\ & \mathrm{f}=2.8 \text { to } 5.0 \mathrm{GHz} \\ & \mathrm{f}=5.0 \text { to } 7.5 \mathrm{GHz} \end{aligned}$ |  | $\begin{gathered} \hline-14.0 \\ -8.0 \\ -4.0 \end{gathered}$ |  |  |
| DDNEXT | Near End Crosstalk | $\begin{aligned} & \mathrm{f}=0 \text { to } 2.5 \mathrm{GHz} \\ & \mathrm{f}=2.5 \text { to } 5.0 \mathrm{GHz} \\ & \mathrm{f}=5.0 \text { to } 7.5 \mathrm{GHz} \end{aligned}$ |  |  | $\begin{gathered} \hline-32.0 \\ -26.0 \\ -20.0 \end{gathered}$ |  |

Switching Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40^{\circ}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ )

| Parameter | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| tPZH, tPZL | Line Enable Time - SEL to xI $\pm, \mathrm{xOy} \pm$ | See "Test Circuit for <br> Electrical Characteristics" | 0.5 |  | 12.0 | ns |
| tpHZ, tPLZ | Line Disable Time - SEL to xI $\pm, \mathrm{xOy} \pm$ | See "Test Circuit for <br> Electrical Characteristics" | 0.5 |  | 12.0 | ns |
| tb-b | Bit-to-bit skew within the same differential <br> pair | See "Test Circuit for <br> Electrical Characteristics" |  |  | 7 | ps |
| tch-ch | Channel-to-channel skew | See "Test Circuit for <br> Electrical Characteristics" |  |  | 35 | ps |



PI3PCIE2415


Differential Insertion Loss


Differential Return Loss

PI3PCIE2415


Differential Off Isolation


Differential Crosstalk

Test Circuit for Electrical Characteristics ${ }^{(1-5)}$


## Switch Positions

| Test | Switch |
| :--- | :--- |
| tPLZ, $^{\text {P }}$ PZL | $2 \times$ V $_{\text {DD }}$ |
| $t_{\text {PHZ }}$ t $_{\text {PZH }}$ | GND |
| Prop Delay | Open |

## Notes:

1. $\mathrm{C}_{\mathrm{L}}=$ Load capacitance: includes jig and probe capacitance.
2. $\mathrm{R}_{\mathrm{T}}=$ Termination resistance: should be equal to $\mathrm{Z}_{\text {OUT }}$ of the Pulse Generator
3. Output 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Output 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
4. All input impulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{R}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{F}} \leq 2.5 \mathrm{~ns}$.
5. The outputs are measured one at a time with one transition per measurement.

## Switching Waveforms



Voltage Waveforms Enable and Disable Times


PI3PCIE2415

## Applications Information

## Differential Inputs/Output Characteristics for PCIe® 2.0 speeds

| Symbol | Parameter | Min | Nom | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Tbit | Unit Interval | 199.94 | 200.00 | 200.06 | ps | Defined by PCIe 2.0 spec. |
| VRX-Diffp-p | Differential Input Peak-toPeak Voltage | TBD |  | 1.200 | V | VRX-DIFFp-p $=2 * \mid$ VRX-D + - VRX-D-\|. Applies to IN_S and RX_IN signals. |
| TRX-EYE | Minimum Eye Width at IN_D input pair. | TBD |  |  | Tbit |  |
| $\mathrm{V}_{\text {CM-AC-pp }}$ | AC Peak Common-Mode Input Voltage |  |  | 100 | mV | VCM-AC-pp $=\mid$ VRX-D ++ VRX-D-\|/2 - VRX-CM-DC. <br> VRX-CM-DC = DC(avg) of \|VRX-D++VRX-D-|/2 <br> VCM-AC-pp includes all frequencies above 30 kHz . |
| ZRX-DIFF-DC | Dc Differential Input Impedance | 80 | 100 | 120 | $\Omega$ | Rx DC Differential Mode impedance |
| $\mathrm{Z}_{\text {RX-DC }}$ | DC Input Impedance | 40 | 50 | 60 | $\Omega$ | Required IN_D+ as well as IN_D- DC impedance ( $50 \Omega$ $\pm 20 \%$ tolerance). Includes mux resistance. |
| VRX-Bias | Rx input termination voltage | 0 |  | 2.0 | V | Intended to limit power-up stress on PCIE output buffers. |

## Packaging Mechanical: 42-Contact TQFN (ZH)



TOP VIEW


Notes:

1. All dimensions are in millimeters, angles in degrees.
2. Coplanarity applies to the exposed thermal pad as well as the terminals.
3. Refer JEDEC MO-220
4. Recommended Land Pattern is for reference only.
5. Thermal Pad Soldering Area


## Ordering Information

| Ordering Code | Package Code | Package Description |
| :---: | :---: | :---: |
| PI3PCIE2415ZHE | ZH | Pb-free \& Green, 42-contact TQFN |

## Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- "E" denotes Pb-free and Green
- Adding an "X" at the end of the ordering code denotes tape and reel packaging

