

## N- and P-Channel Dual Enhancement-Mode MOSFET

### CHARACTERISTICS


- N- and P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

### DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n- and p-channel vertical DMOS. The model subcircuit schematic is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0-to-5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

# SPICE Device Model Si6801DQ

Vishay Siliconix



SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)						
Parameter	Symbol	Test Conditions	Typical	Unit		
<b>Static</b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V, V <sub>GS</sub> , I <sub>D</sub> = 250 μA	N-Ch	1.02		
		V <sub>DS</sub> = V, V <sub>GS</sub> , I <sub>D</sub> = -250 μA	P-Ch	1.15		
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> 5 V, V <sub>GS</sub> = 4.5 V	N-Ch	23	A	
		V <sub>DS</sub> = -5 V, V <sub>GS</sub> = -4.5 V	P-Ch	18		
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 1.9 A	N-Ch	0.112	Ω	
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -1.7 A	P-Ch	0.154		
		V <sub>GS</sub> = 3 V, I <sub>D</sub> = 1.5 A	N-Ch	0.149		
		V <sub>GS</sub> = -3 V, I <sub>D</sub> = -1.3 A	P-Ch	0.217		
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 1.9 A	N-Ch	5	S	
		V <sub>DS</sub> = -15 V, I <sub>D</sub> = -1.7 A	P-Ch	4.1		
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>S</sub> = 1 A, V <sub>GS</sub> = 0 V	N-Ch	0.77	V	
		I <sub>S</sub> = -1 V, V <sub>GS</sub> = 0 V	P-Ch	-0.77		
<b>Dynamic<sup>b</sup></b>						
Total Gate Charge	Q <sub>g</sub>	N-Channel V <sub>DS</sub> = 3.5 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 0.3 A P-Channel V <sub>DS</sub> = -3.5 V, V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -0.3 A	N-Ch	1.6	nC	
			P-Ch	3		
Gate-Source Charge	Q <sub>gs</sub>		N-Ch	0.41		
			P-Ch	0.76		
Gate-Drain Charge	Q <sub>gd</sub>		N-Ch	0.26		
			P-Ch	0.70		
Turn-On Delay Time	t <sub>d(on)</sub>		N-Ch	5.2		ns
			P-Ch	6		
Rise Time	t <sub>r</sub>		N-Ch	6.2		
			P-Ch	10		
Turn-Off Delay Time	t <sub>d(off)</sub>	N-Ch	9			
		P-Ch	11			
Fall Time	t <sub>f</sub>	N-Ch	15			
		P-Ch	22			
Source-Drain Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 1 A, di/dt = 100 A/μs	N-Ch	31		
		I <sub>F</sub> = -1 A, di/dt = 100 A/μs	P-Ch	30		

**Notes**







a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.



COMPARISON OF MODEL WITH MEASURED DATA (T<sub>J</sub>=25°C UNLESS OTHERWISE NOTED)

N-CHANNEL MOSFET









Note: Dots and squares represent measured data.

# SPICE Device Model Si6801DQ

Vishay Siliconix



## P-CHANNEL MOSFET



Note: Dots and squares represent measured data.