PC100 SODIMM(144pin) SPD Specification (64Mb D-die base)

Rev. 0.0 July 1999



Rev 0.0 July 1999

PC100 SODIMM

M464S0424DT1-L1H/L1L, C1H/C1L

- Organization : 4MX64
- Composition : 4MX16 *4
- Used component part # : K4S641632D-TL1H/L1L, C1H/C1L
- # of rows in module : 1 row
- # of banks in component : 4 banks
- Feature : 1,000 mil height & double sided component
- Refresh : 4K/64ms
- Contents :

Byte #	Function described	Function Supported		Hex value		Note
		-1H	-1L	-1H	-1L	Note
0	# of bytes written into serial memory at module manufacturer	128b	ytes	8	Oh	
1	Total # of bytes of SPD memory device	256bytes	s (2K-bit)	0	8h	
2	Fundamental memory type	SDRAM		04h		
3	# of row address on this assembly	1:	2	00	Ch	1
4	# of column address on this assembly	8	3	0	08h	
5	# of module Rows on this assembly	1 R	ow	01h		
6	Data width of this assembly	64	oits	40h		
7	Data width of this assembly	-		00h		
8	Voltage interface standard of this assembly	12 0C 8 08 1 Row 01 64 bits 40 - 00 LVTTL 01 10ns 10ns A0h 6ns 6ns 6ns Non parity 00 15.625us, support self refresh 80 x16 10 None 00 tCCD = 1CLK 01 1, 2, 4, 8 & full page 8F 4 banks 04 2 & 3 06 0 CLK 01 Non-buffered/Non-Registered & redundant addressing 00 +/- 10% voltage tolerance, Burst Read Single bit Write precharge all, auto precharge 0E 10ns 12ns A0h 6ns 7ns 60h - - 00h		1h		
9	SDRAM cycle time from clock @CAS latency of 3	10ns	10ns	A0h	A0h	2
10	SDRAM access time from clock @CAS latency of 3	6ns	6ns	60h	60h	2
11	DIMM configuraion type	Non p	parity	0	0h	
12	Refresh rate & type	15.625us, supp	ort self refresh	80h		
13	Primary SDRAM width	x1	6	10h		
14	Error checking SDRAM width	No	ne	00h		
15	Minimum clock dealy for back-to-back random column address			01h		
16	SDRAM device attributes : Burst lengths supported			8Fh		
17	SDRAM device attributes : # of banks on SDRAM device			04h		
18	SDRAM device attributes : CAS latency			06h		
19	SDRAM device attributes : CS latency			01h		
20	SDRAM device attributes : Write latency			01h		
21	SDRAM module attributes	Non-buffered/Non-Registered		00h		
22	SDRAM device attributes : General	+/- 10% voltage tolerance, Burst Read Single bit Write		0Eh		
23	SDRAM cycle time @CAS latency of 2	10ns	12ns	A0h	C0h	2
24	SDRAM access time @CAS latency of 2	6ns	7ns	60h	70h	2
25	SDRAM cycle time @CAS latency of 1	-	-	00h	00h	2
26	SDRAM access time @CAS latency of 1	-	-	00h	00h	2
27	Minimum row precharge time (=tRP)	20ns	20ns	14h	14h	
28	Minimum row active to row active delay (tRRD)	20ns	20ns	14h	14h	
29	Minimum RAS to CAS delay (=tRCD)	20ns	20ns	14h	14h	
30	Minimum activate precharge time (=tRAS)	50ns	50ns	32h	32h	
31	Module Row density	1 Row of 32MB		08h		
32	Command and Address signal input setup time	2ns		20h		
33	Command and Address signal input hold time	2ns 1ns		10h		
34	Data signal input setup time	1ns 2ns		20h		



Rev 0.0 July 1999

PC100 SODIMM

SERIAL PRESENCE DETECT INFORMATION

Byte #	Function described	Function Supported		Hex value		Note
		-1H	-1L	-1H	-1L	NOT
35	Data signal input hold time		1ns	1()h	
36~61	Superset information (maybe used in future)	-		00h		
62	SPD data revision code	Current release Intel spd 1.2A		12h		
63	Checksum for bytes 0 ~ 62		-	04h	34h	
64	Manufacturer JEDEC ID code	Sa	msung	CEh		
65~71	Manufacturer JEDEC ID code	Samsung		00h		
72	Manufacturing location	Onyang Korea		01h		
73	Manufacturer part # (Memory module)		М	4Dh		
74	Manufacturer part # (DIMM configuration)		4	34	4h	
75	Manufacturer part # (Data bits)	E	Blank	20h		
76	Manufacturer part # (Data bits)		6	36h		
77	Manufacturer part # (Data bits)	4		34h		
78	Manufacturer part # (Mode & operating voltage)	S		53h		
79	Manufacturer part # (Module depth)	0		30h		
80	Manufacturer part # (Module depth)	4		34h		
81	Manufacturer part # (Refresh, # of banks in Comp. & inter-	2		32h		
82	Manufacturer part # (Composition component)	4		34h		
83	Manufacturer part # (Component revision)	D		44h		
84	Manufacturer part # (Package type)	T		54h		
85	Manufacturer part # (PCB revision & type)	1		31h		
86	Manufacturer part # (Hyphen)	"_"		2Dh		
87	Manufacturer part # (Power)			4Ch / 43h		
88	Manufacturer part # (Minimum cycle time)	1	1	31h	31h	
89	Manufacturer part # (Minimum cycle time)	Н	L	48h	4Ch	
90	Manufacturer part # (TBD)	E	Blank	20h		
91	Manufacturer revision code (For PCB)	1		31h		
92	Manufacturer revision code (For component)	D-die (5th Gen.)		44h		
93	Manufacturing date (Week)	-		-		3
94	Manufacturing date (Year)	-		-		3
95~98	Assembly serial #	-		-		4
99~125	Manufacturer specific data (may be used in future)	Undefined		-		5
126	System frequency for 100MHz	100MHz		64h		
127	Intel Specification details	Detailed 100MHz Information		8Fh	8Dh	
128+	Unused storage locations	Un	defined		-	5

Note: 1. The bank select address is excluded in counting the total # of addresses.

2. This value is based on the component specification.

3. These bytes are programmed by code of Date Week & Date Year with BCD format.

4. These bytes are programmed by Samsung 's own Assembly Serial # system. All modules may have different unique serial #.





PC100 SODIMM

M464S0824DT1-L1H/L1L, C1H/C1L

- Organization : 8MX64
- Composition : 4MX16 *8
- Used component part # : K4S641632D-TL1H/L1L, C1H/C1L
- # of rows in module : 2 rows
- # of banks in component : 4 banks
- Feature : 1,250 mil height & double sided component
- Refresh : 4K/64ms
- Contents :

Byte #	Function described	Function Supported		Hex value		Note
		-1H	-1L	-1H	-1L	Note
0	# of bytes written into serial memory at module manufacturer	1285	oytes	8	0h	
1	Total # of bytes of SPD memory device	256bytes (2K-bit)		08h		
2	Fundamental memory type	SDRAM		04h		
3	# of row address on this assembly	12		0Ch		1
4	# of column address on this assembly	8	3	08h		1
5	# of module Rows on this assembly	2 Rows		02h		
6	Data width of this assembly	64 bits		40h		
7	Data width of this assembly	-		00h		
8	Voltage interface standard of this assembly	64 bits LVTTL 10ns 10ns A0h 6ns 6ns 6ns 6ns Non parity 15.625us, support self refresh x16 None tCCD = 1CLK 1, 2, 4, 8 & full page 4 banks 2 & 3 0 CLK 0 CLK		0	1h	
9	SDRAM cycle time from clock @CAS latency of 3	10ns	10ns	A0h	A0h	2
10	SDRAM access time from clock @CAS latency of 3	6ns	6ns	60h	60h	2
11	DIMM configuraion type	Non	parity	0	0h	
12	Refresh rate & type	15.625us, supp	oort self refresh	80h		
13	Primary SDRAM width	x1	16	10h		
14	Error checking SDRAM width	No	ne	00h		
15	Minimum clock dealy for back-to-back random column address			01h		
16	SDRAM device attributes : Burst lengths supported			8Fh		
17	SDRAM device attributes : # of banks on SDRAM device			04h		-
18	SDRAM device attributes : CAS latency			06h		-
19	SDRAM device attributes : CS latency			01h		-
20	SDRAM device attributes : Write latency			1h	-	
21	SDRAM module attributes	Non-buffered/Non-Registered & redundant addressing		00h		
22	SDRAM device attributes : General	 +/- 10% voltage tolerance, Burst Read Single bit Write precharge all, auto precharge 		0Eh		
23	SDRAM cycle time @CAS latency of 2	10ns	12ns	A0h	C0h	2
24	SDRAM access time @CAS latency of 2	6ns	7ns	60h	70h	2
25	SDRAM cycle time @CAS latency of 1	-	-	00h	00h	2
26	SDRAM access time @CAS latency of 1	-	-	00h	00h	2
27	Minimum row precharge time (=tRP)	20ns	20ns	14h	14h	
28	Minimum row active to row active delay (tRRD)	20ns	20ns	14h	14h	1
29	Minimum RAS to CAS delay (=tRCD)	20ns	20ns	14h	14h	1
30	Minimum activate precharge time (=tRAS)	50ns	50ns	32h	32h	1
31	Module Row density	2 Rows of 32MB		08h		1
32	Command and Address signal input setup time	2 Rows of 3210B 2ns		20h		-
33	Command and Address signal input hold time	2ns 1ns		10h		-
34	Data signal input setup time	2ns		20h		



Rev 0.0 July 1999

PC100 SODIMM

SERIAL PRESENCE DETECT INFORMATION

Byte #	Function described	Function Supported		Hex value		Note
		-1H	-1L	-1H	-1L	
35	Data signal input hold time		1ns	1	0h	
36~61	Superset information (maybe used in future)	-		00h		
62	SPD data revision code	Current release Intel spd 1.2A		12h		
63	Checksum for bytes 0 ~ 62		-	05h	35h	
64	Manufacturer JEDEC ID code	Sa	msung	CEh		
65~71	Manufacturer JEDEC ID code	Sa	msung	00h		
72	Manufacturing location	Onya	ing Korea	01h		
73	Manufacturer part # (Memory module)		Μ	4Dh		
74	Manufacturer part # (DIMM configuration)		4	34h		
75	Manufacturer part # (Data bits)	I	Blank	20h		
76	Manufacturer part # (Data bits)		6	36h		
77	Manufacturer part # (Data bits)		4	34h		
78	Manufacturer part # (Mode & operating voltage)	S		53h		
79	Manufacturer part # (Module depth)	0		30h		
80	Manufacturer part # (Module depth)	8		38h		
81	Manufacturer part # (Refresh, # of banks in Comp. & inter-	2		32h		
82	Manufacturer part # (Composition component)	4		34h		
83	Manufacturer part # (Component revision)	D		44h		
84	Manufacturer part # (Package type)	T		54h		
85	Manufacturer part # (PCB revision & type)	1		31h		
86	Manufacturer part # (Hyphen)	"_"		2Dh		
87	Manufacturer part # (Power)	L/C		4Ch / 43h		
88	Manufacturer part # (Minimum cycle time)	1	1	31h	31h	
89	Manufacturer part # (Minimum cycle time)	н	L	48h	4Ch	
90	Manufacturer part # (TBD)	Blank		20h		
91	Manufacturer revision code (For PCB)	1		31h		
92	Manufacturer revision code (For component)	D-die (5th Gen.)		44h		
93	Manufacturing date (Week)	-		-		3
94	Manufacturing date (Year)	-		-		3
95~98	Assembly serial #	-		-		4
99~125	Manufacturer specific data (may be used in future)	Undefined		-		5
126	System frequency for 100MHz	100MHz		64h		
127	Intel Specification details	Detailed 100MHz Information		CFh	CDh	
128+	Unused storage locations	Undefined			-	5

Note : 1. The bank select address is excluded in counting the total # of addresses.

2. This value is based on the component specification.

3. These bytes are programmed by code of Date Week & Date Year with BCD format.

4. These bytes are programmed by Samsung 's own Assembly Serial # system. All modules may have different unique serial #.

5. These bytes are Undefined and can be used for Samsung 's own purpose.

