

# SM550/SM551/SM552

4-Bit Microcomputer  
(Controller)

## ■ Description

The SM550/SM551/SM552 is a CMOS 4-bit microcomputer which integrates a 4-bit parallel processing function, a ROM, a RAM, I/O ports, a serial interface, a timer/event counter in a single chip.

It provides five kinds of interrupt and a subroutine stack function using the RAM area, and accesses on a byte-by-byte basis.

Operated from 3 to 5V single power supply with high speed, this microcomputers applicable to many applications from a battery back-up system to a high performance system.

## SM551/SM552

NC [1]	64 GND
φ [2]	63 INTB
P0 <sub>0</sub> [3]	62 INTA
P0 <sub>1</sub> [4]	61 OSC <sub>OCT</sub>
P0 <sub>2</sub> [5]	60 OSC <sub>IN</sub>
P0 <sub>3</sub> [6]	59 V <sub>DD</sub>
P1 <sub>0</sub> [7]	58 CK <sub>2</sub>
P1 <sub>1</sub> [8]	57 CK <sub>1</sub>
P1 <sub>2</sub> [9]	56 NC
P1 <sub>3</sub> [10]	55 RESET
P2 <sub>0</sub> [11]	54 PB <sub>3</sub>
P2 <sub>1</sub> [12]	53 PB <sub>2</sub>
P2 <sub>2</sub> [13]	52 PB <sub>1</sub>
P2 <sub>3</sub> [14]	51 PB <sub>0</sub>
P3 <sub>0</sub> [15]	50 PA <sub>3</sub>
P3 <sub>1</sub> [16]	49 PA <sub>2</sub>
P3 <sub>2</sub> [17]	48 PA <sub>1</sub>
P3 <sub>3</sub> [18]	47 PA <sub>0</sub>
P4 <sub>0</sub> /SI [19]	46 P9 <sub>3</sub>
P4 <sub>1</sub> /SCK [20]	45 P9 <sub>2</sub>
P4 <sub>1</sub> /SO [21]	44 P9 <sub>1</sub>
P4 <sub>3</sub> [22]	43 P9 <sub>0</sub>
P5 <sub>0</sub> [23]	42 P8 <sub>3</sub>
NC [24]	41 P8 <sub>2</sub>
P5 <sub>1</sub> [25]	40 NC
P5 <sub>2</sub> [26]	39 P8 <sub>1</sub>
P5 <sub>3</sub> [27]	38 P8 <sub>0</sub>
P6 <sub>0</sub> [28]	37 P7 <sub>3</sub>
P6 <sub>1</sub> [29]	36 P7 <sub>2</sub>
P6 <sub>2</sub> [30]	35 P7 <sub>1</sub>
P6 <sub>3</sub> [31]	34 P7 <sub>0</sub>
GND [32]	33 TEST

## ■ Pin Connections

### SM550

P8 <sub>0</sub> [87]	P7 <sub>3</sub>	24 P5 <sub>1</sub>
P8 <sub>1</sub> [88]	P7 <sub>2</sub>	23 P5 <sub>0</sub>
P8 <sub>2</sub> [89]	P7 <sub>1</sub>	22 P4 <sub>3</sub>
P8 <sub>3</sub> [90]	P7 <sub>0</sub>	21 P4 <sub>2</sub> /SO
P1 <sub>0</sub> [41]	TEST	20 P4 <sub>1</sub> /SCK
P1 <sub>1</sub> [42]	GND	19 P4 <sub>0</sub> /SI
P1 <sub>2</sub> [43]	P6 <sub>3</sub>	18 φ
P1 <sub>3</sub> [44]	P6 <sub>2</sub>	17 RESET
P2 <sub>0</sub> [45]	P6 <sub>1</sub>	16 INTA
P2 <sub>1</sub> [46]	P6 <sub>0</sub>	15 INTB
P2 <sub>2</sub> [47]	P5 <sub>3</sub>	14 P0 <sub>3</sub>
P2 <sub>3</sub> [48]	P5 <sub>2</sub>	13 P0 <sub>2</sub>
P3 <sub>0</sub> [1]	CK <sub>1</sub>	
P3 <sub>1</sub> [2]	CK <sub>2</sub>	
P3 <sub>2</sub> [3]	GND	
P3 <sub>3</sub> [4]	OSC <sub>OUT</sub>	
CK <sub>2</sub> [5]	OSC <sub>IN</sub>	
CK <sub>1</sub> [6]	V <sub>DD</sub>	
GND [7]	P0 <sub>1</sub>	
OSC <sub>OUT</sub> [8]	P0 <sub>0</sub>	
OSC <sub>IN</sub> [9]	P1 <sub>0</sub>	
V <sub>DD</sub> [10]	P1 <sub>1</sub>	
P0 <sub>1</sub> [11]	P1 <sub>2</sub>	
P0 <sub>0</sub> [12]	P1 <sub>3</sub>	

### SM551/SM552

P8 <sub>1</sub> [46]	P8 <sub>1</sub>	30 P5 <sub>0</sub>
P8 <sub>3</sub> [47]	P8 <sub>3</sub>	29 P4 <sub>3</sub>
P9 <sub>0</sub> [48]	P7 <sub>0</sub>	28 P4 <sub>2</sub> /SO
P9 <sub>1</sub> [49]	TEST	27 P4 <sub>1</sub> /SCK
P9 <sub>2</sub> [50]	GND	26 P4 <sub>0</sub> /SI
P9 <sub>3</sub> [51]	CK <sub>2</sub>	25 P3 <sub>3</sub>
PA <sub>0</sub> [52]	CK <sub>1</sub>	24 P3 <sub>2</sub>
PA <sub>1</sub> [53]	V <sub>DD</sub>	23 P3 <sub>1</sub>
PA <sub>2</sub> [54]	P6 <sub>3</sub>	22 P3 <sub>0</sub>
PA <sub>3</sub> [55]	P6 <sub>2</sub>	21 P2 <sub>3</sub>
PB <sub>0</sub> [56]	P6 <sub>1</sub>	20 P2 <sub>2</sub>
PB <sub>1</sub> [57]	P6 <sub>0</sub>	19 P2 <sub>1</sub>
PB <sub>2</sub> [58]	P5 <sub>3</sub>	18 P2 <sub>0</sub>
PB <sub>3</sub> [59]	P5 <sub>2</sub>	17 P1 <sub>3</sub>
RESET [60]	P5 <sub>1</sub>	16 P1 <sub>2</sub>
CK <sub>1</sub> [1]	INTB	
CK <sub>2</sub> [2]	V <sub>DD</sub>	
V <sub>DD</sub> [3]	GND	
OSC <sub>IN</sub> [4]	OSC <sub>OUT</sub>	
OSC <sub>OUT</sub> [5]	CK <sub>2</sub>	
INTB [6]	CK <sub>1</sub>	
GND [7]	V <sub>DD</sub>	
φ [8]	P0 <sub>1</sub>	
P0 <sub>1</sub> [9]	P0 <sub>0</sub>	
P0 <sub>0</sub> [10]	P0 <sub>2</sub>	
P0 <sub>2</sub> [11]	P0 <sub>1</sub>	
P0 <sub>1</sub> [12]	P0 <sub>0</sub>	
P0 <sub>0</sub> [13]	P1 <sub>0</sub>	
P1 <sub>0</sub> [14]	P1 <sub>1</sub>	
P1 <sub>1</sub> [15]	P1 <sub>2</sub>	

Top View


SHARP

## ■ Features


1. CMOS process
2. ROM capacity  
SM550:  $1,024 \times 8$  bits  
SM551:  $2,048 \times 8$  bits  
SM552:  $4,096 \times 8$  bits
3. RAM capacity  
SM550:  $80 \times 4$  bits  
SM551:  $128 \times 4$  bits  
SM552:  $256 \times 4$  bits
4. Instruction set: 94
5. Subroutine stack: using RAM area
6. Instruction cycle:  
 $1.74 \mu\text{s}$  (MIN.) ( $V_{DD} = 5\text{V}$ )  
 $5.3 \mu\text{s}$  (MIN.) ( $V_{DD} = 3\text{V}$ )
7. Interrupts  
External interrupts: 2  
Internal interrupts: 3
8. Input/output ports  
SM550: I/O ports 24  
Input ports 4  
Output ports 8  
SM551/SM552: I/O ports 28  
Input ports 4  
Output ports 16
9. 8-bit serial I/O
10. Timer/counter: 1 set
11. On-chip crystal oscillator circuit and clock divider circuit
12. On-chip system clock oscillator
13. Standby function
14. Expandable external data ROM/RAM
15. Supply voltage: 2.7 to 5.5V
16. SM550: 48-pin QFP (QFP48-P-1010)  
SM551/SM552: 60-pin QFP  
(QFP60-P-1414)  
64-pin SDIP  
(SDIP64-P-750)



## ■ Block Diagram



SM551/SM552



### Symbol description

A,B	: Accumulators	PU,PX	: Program counters
ACL	: Auto clear circuit	P0~P8	: Registers
ALU	: Arithmetic logic unit	PSW	: Program status word register
CG	: Clock generator	RD, RE, RF	: Mode registers
DIV	: Divider	SB	: Shift registers
H, L, D, E	: General-purpose registers	SP	: Stack pointer
IE	: Interrupt enable F/F	TC	: Count registers
IFT, IFA, IFS, IFB, IVV	: Interrupt requests	TM	: Module registers
IME	: Interrupt mask enable F/F		

Note: Pin numbers apply to a 60-pin QFP.

## ■ Pin Description

Symbol	I/O	Circuit type	Function	Note
P0 <sub>0</sub> -P0 <sub>3</sub> , P1 <sub>0</sub> -P1 <sub>3</sub> , P4 <sub>0</sub> -P4 <sub>3</sub> , P5 <sub>0</sub> -P5 <sub>3</sub> , P6 <sub>0</sub> -P6 <sub>3</sub> , P8 <sub>0</sub> -P8 <sub>3</sub>	I/O	Pull-up (I)	Input/output ports	
P9 <sub>0</sub> -P9 <sub>3</sub>	I/O	Pull-up (I)	Input/output ports	1
P2 <sub>0</sub> -P2 <sub>3</sub> , P3 <sub>0</sub> -P3 <sub>3</sub>	O		Output ports	
PA <sub>0</sub> -PA <sub>3</sub> , PB <sub>0</sub> -PB <sub>3</sub>	O		Output ports	1
P7 <sub>0</sub> -P7 <sub>3</sub>	I	Pull-up	Input ports	
INTA, INTB	I	Pull-up	Interrupt input ports	
CK <sub>1</sub> , CK <sub>2</sub>			System clock CR oscillator	
OSC <sub>IN</sub> , OSC <sub>OUT</sub>			Crystal oscillator	
φ	O		Synchronous clock output	
V <sub>DD</sub> , GND			Power supply	
TEST	I	Pull-down	Test input (normally connected to GND)	
RESET	I	Pull-up	Reset input	

Note 1: Applied to the SM551/SM552.

2

## ■ Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Note
Supply voltage	V <sub>DD</sub>	-0.3 to +7.5	V	1
Input voltage	V <sub>IN</sub>	-0.3 to V <sub>DD</sub> +0.3	V	1
Output voltage	V <sub>OUT</sub>	-0.3 to V <sub>DD</sub> +0.3	V	1
Output current	I <sub>OUT</sub>	40	mA	2
Operating temperature	T <sub>opr</sub>	-20 to +70	°C	
Storage temperature	T <sub>stg</sub>	-55 to +150	°C	

Note 1: The maximum applicable voltage on any pin with respect to GND.

Note 2: Sum of current output from (or flowing into) output pin.

## ■ Recommended Operating Conditions

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	V <sub>DD</sub>		2.7		5.5	V	
Crystal oscillator frequency	f <sub>OSC</sub>			32.768		kHz	1
Basic clock oscillator frequency	f	V <sub>DD</sub> =5V V <sub>DD</sub> =3V	0.25 0.25		2.3 0.75	MHz	2

Note 1: Oscillation starting time: within 10 seconds

Note 2: Degree of fluctuation frequency: ±30%  
(Tolerance of voltage fluctuation: ±10%)

**Electrical Characteristics**(V<sub>DD</sub>=2.7 to 5.5V, Ta=-20 to +70°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Input voltage	V <sub>IH1</sub>		0.7V <sub>DD</sub>		V <sub>DD</sub>	V	1
	V <sub>JL1</sub>		0		0.3V <sub>DD</sub>	V	
	V <sub>JH2</sub>		V <sub>DD</sub> -0.5		V <sub>DD</sub>	V	2, 9
	V <sub>IL2</sub>		0		0.5	V	
Input current	I <sub>IN</sub>	V <sub>II</sub> =0V V <sub>DD</sub> =5.0V±10%	2	200	200	μA	1, 9
			20				
Output current	I <sub>OH1</sub>	V <sub>OH</sub> =V <sub>DD</sub> -0.5V	50			μA	3
	I <sub>OL1</sub>	V <sub>OL</sub> =0.5V	250			μA	
	I <sub>OH2</sub>	V <sub>OH</sub> =V <sub>DD</sub> -0.5V	100			μA	4
	I <sub>OL2</sub>	V <sub>OL</sub> =0.5V	500			μA	
	I <sub>OH3</sub>	V <sub>OH</sub> =V <sub>DD</sub> -0.5V V <sub>DD</sub> =5.0V±10%	100 400			μA	5
	I <sub>OL3</sub>	V <sub>OL</sub> =0.5V V <sub>DD</sub> =5.0V±10%	0.5 1.6			mA	
	I <sub>OP</sub>	f=0.5MHz, V <sub>DD</sub> =3.0V±10% f=1MHz, V <sub>DD</sub> =5.0V±10%		0.3 1	1.2 4	mA	6
Current consumption	I <sub>ST</sub>	Standby current V <sub>DD</sub> =3.0V±10% V <sub>DD</sub> =5.0V±10%		1 12 50	5 40 200	μA	7 8

Note 1: Applied to pins P0<sub>0</sub>-P0<sub>3</sub>, P1<sub>0</sub>-P1<sub>3</sub>, P4<sub>0</sub>-P4<sub>3</sub>, P5<sub>0</sub>-P5<sub>3</sub>, P6<sub>0</sub>-P6<sub>3</sub>, P8<sub>0</sub>-P8<sub>3</sub> (during input mode),  
P7<sub>0</sub>-P7<sub>3</sub>, RESET.

Note 2: Applied to pins CK<sub>1</sub>, OSC<sub>IN</sub>, TEST.

Note 3: Applied to pin CK<sub>2</sub>.

Note 4: Applied to pin φ.

Note 5: Applied to pins P0<sub>0</sub>-P0<sub>3</sub>, P1<sub>0</sub>-P1<sub>3</sub>, P4<sub>0</sub>-P4<sub>3</sub>, P5<sub>0</sub>-P5<sub>3</sub>, P6<sub>0</sub>-P6<sub>3</sub>, P8<sub>0</sub>-P8<sub>3</sub> (during output mode), P2<sub>0</sub>-P2<sub>3</sub>, P3<sub>0</sub>-P3<sub>3</sub>.

Note 6: No-load condition.

Note 7: No-load condition when crystal oscillation circuit is not operating. Connect OSC<sub>IN</sub> pin to GND.

Note 8: No-load condition when crystal oscillation circuit is operating.

Note 9: Applied to pins INTA, INTB.

**AC Characteristics**(V<sub>DD</sub>=2.7 to 5.5V, Ta=-20 to +70°C)






Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Reference clock oscillator frequency (CR oscillator)	f <sub>CR</sub>	V <sub>DD</sub> =5V±10%	1.7	2.0	2.3	MHz	1
		V <sub>DD</sub> =3V±10%	0.5	0.75	1.0	MHz	2
		R=50kΩ±5%	0.5	0.75	1.0	MHz	
Reference clock input frequency (CK <sub>1</sub> )	f <sub>K</sub>	V <sub>DD</sub> =5.0V±10%	0.25		2.3	MHz	
			0.25		1.0		
CK <sub>1</sub> input rise time	t <sub>KR</sub>				100	ns	
CK <sub>1</sub> input fall time	t <sub>KF</sub>				100	ns	
CK <sub>1</sub> input HIGH width	t <sub>KH</sub>	V <sub>DD</sub> =5.0V±10%	0.1			μs	
			0.4				
CK <sub>1</sub> input LOW width	t <sub>KL</sub>	V <sub>DD</sub> =5.0V±10%	0.1			μs	
			0.4				
Crystal oscillator frequency	f <sub>Osc</sub>			32.768		kHz	
OSC <sub>OUT</sub> input cycle time	t <sub>FY</sub>		2			t <sub>CYC</sub>	3
OSC <sub>OUT</sub> input rise time	t <sub>FR</sub>				500	ns	
OSC <sub>OUT</sub> input fall time	t <sub>FF</sub>				500	ns	
OSC <sub>OUT</sub> input HIGH width	t <sub>FH</sub>		1			t <sub>CYC</sub>	3
OSC <sub>OUT</sub> input LOW width	t <sub>FL</sub>		1			t <sub>CYC</sub>	3
INTA HIGH width	t <sub>AH</sub>		2			t <sub>CYC</sub>	3
INTA LOW width	t <sub>AL</sub>		2			t <sub>CYC</sub>	3
INTB HIGH width	t <sub>BH</sub>		2			t <sub>CYC</sub>	3
INTB LOW width	t <sub>BL</sub>		2			t <sub>CYC</sub>	3
SCK cycle time	t <sub>SY</sub>		1			t <sub>CYC</sub>	3
SCK HIGH width	t <sub>SH</sub>		1/2			t <sub>CYC</sub>	3
SCK LOW width	t <sub>SL</sub>		1/2			t <sub>CYC</sub>	3
SCK rise time	t <sub>SR</sub>				500	ns	
SCK fall time	t <sub>SF</sub>				500	ns	
RESET pulse LOW width	t <sub>RST</sub>		300				ns

Note 1: SM550: R=17kΩ±5%, SM551/SM552: R=10kΩ±5%

Note 2: SM550: R=50kΩ±5%, SM551/SM552: IR=33kΩ±5%

Note 3: Cycle time at one fourth of a reference clock frequency.



**Timing Diagram**

## ■ Hardware Configuration

### (1) Program memory (ROM)

The on-chip ROM of the SM550/SM551/SM552 has a configuration of 16/32/64 pages  $\times$  64 steps  $\times$  8 bits respectively, and stores programs and table data.

The program counter of the SM550/SM551/SM552 consists of a 4-bit/5-bit/6-bit page address counter  $P_U$  and a 6-bit binary counter  $P_L$  used to specify the steps within a page.

Fig. 1 shows the locations allocated in the on-chip ROM.

### (2) Data memory (RAM)

Data memory of the SM550/SM551/SM552 has 80-word/128-word/160-word  $\times$  4 bit configuration respectively.

Fig. 2 shows the RAM configuration.

### (3) General-purpose registers (H, L, D, E)

Registers H and L are 4-bit general-purpose registers. They can transfer and compare data with the  $A_{CC}$  on 4-bit basis.

Registers D and E are 4-bit registers and can transfer data with the H and L registers on an

$P_{U_1} - P_{U_0}$	0	1	2	3
$P_{L_5} - P_{L_0}$				
0				
1				
2				
3				
4				
5				
6				
7				
8				
9				
A				
B				
C				
D				
E				
F				

← SM550 →  
← SM551 →  
SM552

Fig. 1 ROM configuration

8-bit basis.

The H and L as well as the D and E registers can be combined into 8-bit register pairs, and can be used as pointers to data memory locations.

The L register can be incremented or decremented and is used to access I/O ports and mode registers.

### (4) Clock divider (DIV)

The device contains a crystal oscillator and a 15-stage divider. A real-time clock can be provided by connecting an external crystal oscillator between the oscillator pins.

The on-chip divider is reset by an ACL operation or an IDIV instruction. The low-order 8 bits of the divider can be loaded into the B/A register pair by the LDDIV instruction.

When an external 32.768kHz crystal oscillator is used, the final state signal is set at a frequency of 1Hz.

### (5) Timer/event counter (TC)

The timer/event counter consists of an 8-bit count register (TC) and an 8-bit modulo register (TM).




Fig. 2 RAM configuration

**Table 1 Interrupt request**

Interrupt request		Int./Ext.	Priority	Interrupt routine start address
INTT	Timer/event counter interrupt	Int.	1	Page 1, Address 0
INTA	External signal INTA interrupt	Ext.	2	Address 2
INTS	Serial I/O interrupt	Int.	3	Address 4
INTB	External signal INTB and frame frequency interrupts	Ext.	4	Address 6
INTV	Divider overflow interrupt	Int.	5	Address 8

The count register is an 8-bit incremental binary counter. It is incremented by one at the falling edge of its count pulse (CP) input. If the count register overflows, the timer interrupt request flag IFT is set, and the contents of the modulo register (TM) are loaded into the count register. The contents of the count register can be loaded into the B/A register pair by the LDTC instruction.

### (6) Serial interface (SIO)

The serial interface consists of an 8-bit shift register (SB) and a 3-bit counter, which is used to input and output the serial data.

In serial shift operations, the highest bit data of the shift register (SB) is output from the SO pin at the falling edge of the serial clock, and the data input from the SI pin is loaded into the lowest bit of the shift register.

When the internal clock is used, the serial operation stops with 8 clocks of serial shift operations which are output from the SCK pin.

### (7) Interrupts

The interrupts can be selected within three kinds of internal interrupts and two kinds of external interrupts as shown in Table 1.

### (8) I/O ports and mode registers (RD, RE, RF)

The device has I/O ports and three mode registers (RD, RE, RF). Data can be transferred between these ports and registers under instruction control or L register control.

- Ports P0, P1, P4, P5, P8 and P9\* can be switched between input and output modes, 4 bits at a time.
- Ports P2, P3, PA\* and PB\* are 4-bit parallel output ports.
- Port P7 is a 4-bit parallel input port.
- Each bit of port P2 can be independently placed in input or output mode by setting the corresponding bit of mode register RF.

- Ports (P0, P1), (P2, P3), (P8, P9)\*, and (PA, PB)\* can be paired for use in data transfer on a byte-by-byte basis. However, port pairs (P2, P3) and (PA, PB)\* are usable only for output.
- The mode registers RD, RE and RF are treated in much the same way as output ports.
- Each bit of port P2 can be set to the I/O modes (SI, SO and SCK) of a serial interface under program control.
- Pins P50 and P51 can output the OD and R/W signals respectively when an external memory is accessed. In those cases, these pins should be kept High in output mode.

\*Applicable to the SM551 and SM552.

Every input port has pull-up resistors.

Pull-up resistors can be omitted and output ports can be designed to consist of open-drain transistors with a mask option.

### (9) Standby mode

Executing the CEND instruction places the device in standby mode. To reduce power consumption, the system clock is inactivated.

Standby mode may be cleared with the Interrupt request or the RESET signal.

### (10) Reset function (ACL)

Applying a Low level signal to the RESET pin resets the internal logic of the device, and starts execution of the program at address 0, page 0.


Once the device is reset, all I/O ports are placed in input mode to disable all interrupts. The mode registers RD, RE and RF are all cleared. The output ports P2, P3, PA\* and PB\* are all cleared to output "0". The device is also reset when it is powered up. The program starts (master clock period  $\times 2^{14}$ ) clock periods after the reset signal is effected.

\*Applicable to the SM551 and SM552.

**(11) Master clock oscillator circuit**

The master clock oscillator requires an external resistor across pins CK<sub>1</sub> and CK<sub>2</sub>. Instead of using on-chip oscillator, an external clock may be applied to pin CK<sub>1</sub>. In this case, pin CK<sub>2</sub> should be left open.


The system clock  $\phi$  has a frequency of one fourth that of the clock applied to pin CK<sub>1</sub>. When applying an external clock to pin OSC<sub>OUT</sub>, the external clock frequency should be set at one eighth of the master clock frequency.



(a) CR oscillator

(b) External clock

Fig. 3



(a) Crystal oscillator

(b) External clock

Fig. 4



## ■ Instruction Set

### (1) RAM address instructions

Mnemonic	Machine code	Operation
STL	69	L $\leftarrow$ A
STH	68	H $\leftarrow$ A
EXHD	3F	H $\leftrightarrow$ D L $\leftrightarrow$ E
LIHL xy (2-byte)	3D 00-FF	H $\leftarrow$ x(I <sub>7</sub> -I <sub>4</sub> ), L $\leftarrow$ y(I <sub>3</sub> -I <sub>0</sub> )

### (2) ROM address instructions

Mnemonic	Machine code	Operation
TR x	80-BF	P <sub>L</sub> $\leftarrow$ x(I <sub>5</sub> -I <sub>0</sub> )
TL xy (2-byte)	E0-EF 00-FF	P <sub>U</sub> $\leftarrow$ x(I <sub>9</sub> -I <sub>6</sub> ) P <sub>L</sub> $\leftarrow$ y(I <sub>5</sub> -I <sub>0</sub> )
TRS x	C0-DF	(SP-1), (SP-2), (SP-3) $\leftarrow$ PC SP $\leftarrow$ SP-4 P <sub>U</sub> $\leftarrow$ 0(SM550), P <sub>U</sub> $\leftarrow$ 10 <sub>H</sub> (SM551/SM552) P <sub>L</sub> $\leftarrow$ x(I <sub>1</sub> I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> )
CALL xy (2-byte)	F0-FF 00-FF	(SP-1), (SP-2), (SP-3) $\leftarrow$ PC SP $\leftarrow$ SP-4, P <sub>U</sub> $\leftarrow$ x(I <sub>9</sub> -I <sub>6</sub> ) P <sub>L</sub> $\leftarrow$ x(I <sub>5</sub> I <sub>4</sub> I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> )
JBA x (2-byte)	7F 30-3F	P <sub>U5</sub> -P <sub>U2</sub> $\leftarrow$ x(I <sub>3</sub> -I <sub>0</sub> ) P <sub>U1</sub> , P <sub>U0</sub> , P <sub>L5</sub> , P <sub>L4</sub> $\leftarrow$ B, P <sub>L3</sub> -P <sub>L0</sub> $\leftarrow$ A
RTN	61	P <sub>U</sub> , P <sub>L</sub> $\leftarrow$ (SP+1), (SP+2), (SP+3), SP $\leftarrow$ SP+4
RTNS	62	P <sub>U</sub> , P <sub>L</sub> $\leftarrow$ (SP+1), (SP+2), (SP+3), SP $\leftarrow$ SP+4
RTNI	63	P <sub>U</sub> , P <sub>L</sub> $\leftarrow$ (SP+1), (SP+2) (SP+3), PSW $\leftarrow$ (SP), SP $\leftarrow$ SP+4, IME $\leftarrow$ 1

### (3) Data transfer instructions

Mnemonic	Machine code	Operation
EX pr	5C-5F	A $\leftrightarrow$ (pr)
LDX adr (2-byte)	7D 00-FF	A $\leftarrow$ (adr)
STX adr (2-byte)	7E 00-FF	(adr) $\leftarrow$ A
EXX adr (2-byte)	7C 00-FF	A $\leftrightarrow$ (adr)
LAX x	10-1F	A $\leftarrow$ x(I <sub>3</sub> -I <sub>0</sub> )
LIBA xy (2-byte)	3C 00-FF	B $\leftarrow$ x(I <sub>7</sub> -I <sub>4</sub> ) A $\leftarrow$ y(I <sub>3</sub> -I <sub>0</sub> )
LBAT	60	B $\leftarrow$ ROM(P <sub>U5</sub> -P <sub>U2</sub> , B, A) <sub>H</sub> A $\leftarrow$ ROM(P <sub>U5</sub> -P <sub>U2</sub> , B, A) <sub>L</sub>
LDL	65	A $\leftarrow$ L
LD pr	54-57	A $\leftarrow$ (pr)
ST pr	58-5B	(pr) $\leftarrow$ A
EXH	6C	A $\leftarrow$ H
EXL	6D	A $\leftarrow$ L
EXB	6E	A $\leftarrow$ B
STB	6A	B $\leftarrow$ A
LDB	66	A $\leftarrow$ B
LDH	64	A $\leftarrow$ H
PSHBA	28	(SP-1) $\leftarrow$ B, (SP-2) $\leftarrow$ A, SP $\leftarrow$ SP-2
PSHHL	29	(SP-1) $\leftarrow$ B, (SP-2) $\leftarrow$ A, SP $\leftarrow$ SP-2
POPBA	38	B $\leftarrow$ (SP+1), A $\leftarrow$ (SP), SP $\leftarrow$ SP+2
POPHL	39	H $\leftarrow$ (SP+1), L $\leftarrow$ (SP), SP $\leftarrow$ SP+2
STS <sub>B</sub>	70	SB <sub>H</sub> $\leftarrow$ B, SB <sub>L</sub> $\leftarrow$ A
STSP	71	SP <sub>H</sub> $\leftarrow$ B, SP <sub>L</sub> $\leftarrow$ A
STTC	72	TC $\leftarrow$ TM
STM <sub>B</sub>	73	TM <sub>H</sub> $\leftarrow$ B, TM <sub>L</sub> $\leftarrow$ A
LDS <sub>B</sub>	74	B $\leftarrow$ SB <sub>H</sub> , A $\leftarrow$ SB <sub>L</sub>
LDSP	75	B $\leftarrow$ SP <sub>H</sub> , A $\leftarrow$ SP <sub>L</sub>
LDTC	76	B $\leftarrow$ TC <sub>H</sub> , A $\leftarrow$ TC <sub>L</sub>
LDIV	77	B $\leftarrow$ DIV <sub>H</sub> , A $\leftarrow$ DIV <sub>L</sub>

**(4) Arithmetic instructions**

Mnemonic	Machine code	Operation
ADX x	00-0F	$A \leftarrow A + x(I_3 - I_0)$ , Skip if Cy = 1
ADD	36	$A \leftarrow A + (HL)$
ADDC	37	$A \leftarrow A + (HL) + C$ , $C \leftarrow Cy$ Skip if Cy = 1
OR	31	$A \leftarrow A + (HL)$
AND	32	$A \leftarrow A \cdot (HL)$
EOR	33	$A \leftarrow A \oplus (HL)$
ANDB	22	$A \leftarrow A \cdot B$
ORB	21	$A \leftarrow A + B$
EORB	23	$A \leftarrow A \oplus B$
COMA	6F	$A \leftarrow \bar{A}$
ROTR	25	$C \rightarrow A_3 \rightarrow A_2 \rightarrow A_1 \rightarrow A_0 \rightarrow C$
ROTL	35	$C \leftarrow A_3 \leftarrow A_2 \leftarrow A_1 \leftarrow A_0 \leftarrow C$
INCB	52	Skip if B=F, B←B+1
DEC B	53	Skip if B=0, B←B-1
INCL	50	Skip if L=F, L←L+1
DECL	51	Skip if L=0, L←L-1
DEC M	79	Skip if (adr)=0, (adr)←(adr)-1
INC M	78	Skip if (adr)=F, (adr)←(adr)+1
adr	00-FF	

**(5) Test instructions**

Mnemonic	Machine code	Operation
TAM	30	Skip if A=(HL)
TAH	24	Skip if A=H
TAL	34	Skip if A=L
TAB	20	Skip if A=B
TC	2A	Skip if C=0
TM x	48-4B	Skip if (HL)x=1
TA x	4C-4F	Skip if Ax=1
TSTT	2B	Skip if IFT=1, IFT←0
TSTA	2C	Skip if IFA=1, IFA←0
TSTS	2D	Skip if IFS=1, IFS←0
TSTB	2E	Skip if IFB=1, IFB←0
TSTV	2F	Skip if IFV=1, IFV←0

**(6) Bit manipulation instructions**

Mnemonic	Machine code	Operation
SM x	40-43	$(HL)x \leftarrow 1$
RM x	44-47	$(HL)x \leftarrow 0$
RC	26	$C \leftarrow 0$
SC	27	$C \leftarrow 1$
RIME	3A	$IME \leftarrow 0$
SIME	3B	$IME \leftarrow 1$
DI x	7F	$IEF \leftarrow IEF \cdot x$
(2-byte)	C0-DF	
EI x	7F	$IEF \leftarrow IEF + x$
(2 byte)	E0-FF	

**(7) I/O instructions**

Mnemonic	Machine code	Operation
IN	67	$A \leftarrow P(L)$
OUT	6B	$P(L), R(L) \leftarrow A$
INA x	7F (2-byte) A0-A9	$A \leftarrow P(x)$
OUTA x	7F (2-byte) B0-BF	$P(x), R(x) \leftarrow A$
INBA x	7F 80; 82	$B \leftarrow P(x+1)$ $A \leftarrow P(x)$
OUTBA x	7F (2-byte) 90-93	$P(x+1) \leftarrow B$ $P(x) \leftarrow A$
SP xy	7A (2-byte) 00-F6	$P(y) \leftarrow P(y) + x$
RP xy	7B (2-byte) 00-F6	$P(y) \leftarrow P(y) \cdot x$
READ	7F (2-byte) 60	$A \leftarrow P0$ with O/D
WRIT	7F (2-byte) 70	$P0 \leftarrow A$ with R/W
READB	7F (2-byte) 61	$B \leftarrow P1$ $A \leftarrow P0$ with O/D
WRITB	7F (2-byte) 71	$P1 \leftarrow B$ $P0 \leftarrow A$ with R/W


**(8) Special instructions**

Mnemonic	Machine code	Operation
SIO	3E	Serial I/O start
IDIV	7F (2-byte) 10	$DIV \leftarrow 0$
SKIP	00	No operation
CEND	7F (2-byte) 00	System clock stop

Note: The machine code consists of 8 bits including  $I_7$ ,  $I_6$ ,  $I_5$ ,  $I_4$ ,  $I_3$ ,  $I_2$ ,  $I_1$  and  $I_0$ .



■ System Configuration Example (Mechanism controller)



\* Ports P<sub>8</sub><sub>0</sub>-P<sub>8</sub><sub>3</sub>, P<sub>9</sub><sub>0</sub>-P<sub>9</sub><sub>3</sub>, P<sub>A</sub><sub>0</sub>-P<sub>A</sub><sub>3</sub> apply to the SM551 and SM552.