


T-51-10-12 12-Bit Video Analog-to-Digital Converter

CAV-1220

FEATURES
12-Bit Resolution
20MHz Word Rate
Single 35-In² PC Board
ECL Compatible
No External Support Circuits
APPLICATIONS
Radar Digitizing
Medical Instrumentation
Digital Signal Processing
Spectrum Analysis
Transient Analysis



GENERAL DESCRIPTION

The Analog Devices model CAV-1220 A/D converter is an outstanding combination of 12-bit resolution, 20MHz word rates, and small size. The unit is capable of solving a multitude of high-speed digitizing problems. Its design is based on concepts pioneered in the MOD-1020 and MOD-1205 A/D converters; and taken to an even higher level of achievement in the CAV-1210.

It is pin-for-pin compatible with the other units in the MOD and CAV series of A/D converters. But it doubles the word rate of its predecessor CAV-1210, making it possible for system designers to offer options or upgrade their high-resolution systems without new layouts.

This remarkable converter includes a track-and-hold, along with encoding and timing circuits. The CAV-1220 is an ideal choice for the designer who needs state-of-the-art performance in high-resolution, ultra-high speed A/D conversion.

For radar applications, 12-bits of resolution increase the dynamic

range of the converter, making it possible to detect weaker signals than would be possible with lower resolution characteristics. The high-word rates enhance ranging resolution, thereby increasing system effectiveness.

In imaging applications, the CAV-1220 increases the contrast and/or color resolution of systems in which it is used. Its high-word rates increase spatial resolution; and this combination of high resolution and high speed can materially improve system performance.


All digital inputs and outputs are ECL compatible; optimum analog input impedance can be selected by the user. The unit requires only an encode command and external power supplies for operation. The CAV-1220 is repairable and backed by Analog Devices' limited one-year warranty.

3

SPECIFICATIONS (typical @ +25°C with nominal power supplies unless otherwise noted) 7-51-10-12

Parameter	Units	CAV-1220		OUTLINE D	IMEN	ISIONS
RESOLUTION (FS = Full Scale)	Bits (% FS)	12 (0.024)		Dimensions shown	in inch	es and (mm).
LSB WEIGHT	••	^ -		Difficultions and with	an men	o and (mm).
2.048V p-p FS	шV	0.5	0.5 (1) MA			
ACCURACY (Including Linearity)@dc	% FS ± 1/2LSB	0.0125	MA.			
Monotonicity	701'S ± 172LOD	Guaranteed	•	0.06±0.002 DIA. (1.018±0.00)	10	0000 0
Nonlinearity vs. Temperature	ppm/°C(max)	10(15)		7.0 (1	177.00	
Offset vs. Temperature	ppm/°C(max)	220 (250)	6.2 (5.08) TO PEN CENTERLIN		02	5.00) 0.15 (3.61)
Gain Error Adjustable to Zero with On-Card Potentic	%FS	2	CENTERLIN	e2 (5.06)	1 7 -	
Gain vs. Temperature	ppm/°C, max	150			.20	
DYNAMICCHARACTERISTICS	77				##3	17-0-173 DA.
In-Band Harmonics ¹				25 (63.3)		A CENTRALMS
540kHz Input	dB Below FS, min	70		\$	+++++	
2.3MHz Input	dB Below FS, min	65		301111111111111111111111111111111111111	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
9.3MHz Input Conversion Time ²	dB Below FS, min ns (max)	50 1 Clock Period + 155ns(±10)		0 10		
Conversion Time-	MHz, max	20				
Aperture Uncertainty (Jitter)	ps, rms max	25				######################################
Effective Aperture Delay Time3	ns (max)	2.5(±2.5)	1	_[\$ <u>;; </u>	 	#######################################
Signal to Noise Ratio (SNR)4	dB, (min)	66 (65)	0.6 (1 TY	3. ²⁰	: 	
Noise Power Ratio (NPR)5	dB	52 100	7	- 0.215 (5.46) TYP	0	1 (5.06) G/9ID
Transient Response ⁶ Overvoltage Recovery ⁷	ns ns	200		6.57 (160.1) TO	HOLE CENTE	ALINES - 023 (5.84)
Input Bandwidth				*0110		
Small Signal, 3dB ⁸	MHz	40				
Large Signal, 3dB9	MHz	35		PIN DESIG	NATI	ONS
Two-Tone Linearity (@ Input Frequencies) 10	dB Below FS	70				
(60kHz; 62kHz) (2.496MHz; 2.498MHz)	dB below FS	65	PIN	FUNCTION	PIN	FUNCTION
(4.996MHz; 4.998MHz)	dB below FS	60		rononon		101011011
ANALOGINPUT			1	GROUND	40	DATA READY
Voltage Range ¹¹			2	ENCODE COMMAND	39	GROUND
Operating	V, FS	± 1.024	3	ENCODE COMMAND	38	DATA READY
Maximum Without Damage	V, max	±2	4	GROUND	37	BIT 1 (MSB)
Input Type	Ω	Bipolar 1000	5	-5.2V	36	BIT 1 (MSB)
Impedance Offset ¹²	mV	Adjustable to Zero with	6	+15V	35	BIT2 BIT2
Olisti	 ·	On-Card Potentiometer	7	-15V	34 33	BIT 3
ENCODE COMMAND INPUT ¹³			8 9	GROUND ANALOGINPUT	32	BIT3
Logic Levels, ECL-Compatible	V	"0" = -1.7	10	GROUND	31	BIT4
(Balanced Input)	V	"1" = -0.9	111	+5V	30	BIT 4
Impedance	Ω, max	100 5	12	GROUND	29	BIT 5
Rise and Fall Times Width	ns, max	,	13	GROUND	28	BIT5
Min	пs	10	14	BIT 12 (LSB)	27	BIT 6
Max	70% of Encode Comman	nd Period	15	BIT 12 (LSB)	26	BIT 6
Frequency ¹⁴	MHz	de to 20	16	BIT 11	25	BIT 7
DIGITALOUTPUT			17	BIT 11	24	BIT 7
Format	Data Bits	12 Parallel; NRZ	18	BIT 10	23	BIT 8
	Data Ready and	3. P.7	19	BIT 10	22	BIT8
Logic Levels, ECL-Compatible	Data Ready V	2; RZ "0" = -1.7	20	BIT9	21	BIT9
(Balanced Output)	v	"1" = -0.9	NOTE			
Drive (Line-to-Line)	Ω, min	75		:o and Harmonics expressed in terr	ns of spur	ious in-band signals and
Time Skew	ns, max	5	hero	onics generated at 20MHz enco	de rate.	
Coding		Binary (BIN); 2's Complement (2SC)	*Mea	sured from leading edge Encode ly; use trailing edge to strobe ou	tout data	into external circuits
		2 s Complement (23C)	(see	text).		
DATA READY OUTPUT	v	"0" = -1.7	See 1	text for description of Effective / signal to rms noise ratio with fu	Aperture I Illecale 54	Jelsy Time. OkHz analog input
Logic Levels, ECL-Compatible (Balanced Output)	V	"1" = -0.9	(sec	Figure 3).		
Drive (Line-to-Line)	Ω , min	75	⁵ De t	o 8.2MHz white noise bandwidt encode rate of 20MHz.	h with slo	t frequency of 3.886MHz;
Rise and Fall Time	ns, max	5	*For	full-scale step input, 12-bit accur	racy attain	ed in specified time.
Duration	ns (max)	22(±3)	7Reco	overs to 12-bit accuracy in specif	ied time a	fter 2 × FS input
POWER REQUREMENTS15		-	over With	voltage. a analog input 40dB below FS.		
+15V ±5%	mA (max)	174 (192)	°Wit1	FS analog input. (Large-signal	bandwidt	h flat within 0.2dB,
15V ±5% +5V ±5%	mA (max) mA (max)	157 (173)		o 10MHz). o frequencies applied at level 7dE	below fo	ll scale.
+5Y ±5% -5.2V ±5%	mA (max) A (max)	174(192) 2.78(3.06)	11Stan	dard bipolar input is adjustable	± 5% with	on-card potentiometer
Power Consumption	W (max)	20.3 (22.3)	(see	text and Figure 2). Unipolar 0 to fall order; consult factory for deu	o +2V in; cite.	put range is available on
TEMPERATURE RANGE		· · ·	12 Adju	istable ± 15mV without perform	ance degr	edation (see text and
Operating	°C	0 to +70	Figu	re 2). tal "0" to digital "1" transition i	niria:	ondine
Storage	°C	- 55 to + 85	14Enc	ode rate specified by customer; s	ee Orderia	ng Information. Units
Cooling Air Requirements	LFPM	500	oner	ated outside ± 10% of specified	frequency	(up to maximum 20MHz)
	(Linear Feet Per Minut	e)	belo	t be returned to factory for recal w 500kHz, consult factory.		
CONSTRUCTION		70	15 ± 15	V must be equal and opposite w	rithin 2001	nV and track over
Single Printed Circuit Card	Inches	7.0×5.0×0.5		perature.		
			Specia	ications subject to change withou	at money.	

For Applications Help, Call Computer Labs Division @ (919) 668-9511.



PIN	FUNCTION	PIN	FUNCTION
1	GROUND	40	DATA READY
2	ENCODE COMMAND	39	GROUND
3	ENCODE COMMAND	38	DATA READY
4	GROUND	37	BIT 1 (MSB)
5	-5.2V	36	BIT 1 (MSB)
6	+15V	35	BIT 2
7	- 15V	34	BIT2
8	GROUND	33	BIT 3
9	ANALOG INPUT	32	BIT3
10	GROUND	31	BIT4
11	+5V	30	BIT4
12	GROUND	29	BIT5
13	GROUND	28	BIT 5
14	BIT 12 (LSB)	27	BIT6
15	BIT 12 (LSB)	26	BIT 6
16	BIT 11	25	BIT 7
17	BIT 11	24	BIT7
18	BIT 10	23	BIT 8
19	BIT 10	22	BIT8
20	BIT 9	21	BIT9
			

4

THEORY OF OPERATION

Refer to the block diagram of the CAV-1220.

Analog input signals to be digitized are applied to a track-and-hold (T/H) amplifier, which is normally operating as a buffer amplifier in the "track" mode, following all changes in analog input as they occur. The user of the CAV-1220 determines the point at which the analog signal is to be digitized by applying an Encode Command.

The leading edge of the ECL-compatible encode command causes the track-and-hold to switch momentarily to the "hold" mode of operation, "freezing" the analog input signal long enough to begin the digitizing process. The instant this switching action occurs is affected by one of the parameters of the CAV-1220, called out as Effective Aperture Delay Time in the Specifications table.

Basically, effective aperture delay time is a measure of the difference between the converter's digital and analog delays (t_d-t_a) and can assume a zero, positive, or negative value depending on the comparative lengths of the two delays. In the CAV-1220, the analog delay (t_a) is less than the digital delay (t_d) , and causes effective aperture delay to be typically 2.5ns.

The "held" value of analog signal at the output of the T/H is applied to a 5-bit encoder. It is also applied to an analog delay circuit, whose time delay is equal to the interval required for the first step of the digitizing/reconstruction process.

The digitized signal is applied to a 5-bit D/A converter which has 12-bit accuracy. Via registers, the same digital signal is directed to the digital correction logic circuits. The stored data will represent Bits 1-5 of the 12-bit digital output of the CAV-1220.

The reconstructed output of the D/A converter becomes one input to an operational amplifier; its other input is the delayed analog signal from the delay line. The output of the wideband, fast-settling op amp represents the residue which remains after a 5-bit digital representation of the analog input has been subtracted from that input.

This residue, or error, signal is encoded by a second encoder and is applied as 8-bit digital information to the digital correction logic circuits which contain Bits 1-5.

The correction circuits combine the 5-bit and 8-bit bytes of data to compensate for possible nonlinearities and other errors to assure the final 12-bit output of the CAV-1220 is 12-bit accurate.

3

Expressed in its simplest terms, the digital correction logic circuits use the information in the 8-bit signal to determine what modifications of Bits 1-5 may be necessary. The value of the MSB in the 8-bit byte establishes whether the 5-bit data are passed "as is" or whether they are increased by a value of binary "1". The remaining bits (2-8) of the 8-bit byte become Bits 6-12 of the CAV-1220 digital output.

Digitally corrected subranging (DCS), the innovative technique described here, helps compensate for a wide range of potential errors which could otherwise be avoided only if the CAV-1220 design included expensive, high precision components.

The use of 13 bits to obtain an accurate 12 bits of output cannot prevent gain error, track/hold droop error, linearity error, offset error, or any of the other inherent characteristics of "real-world" A/D converters. But DCS can, and does, help nullify their effects and makes it economically feasible to accomplish high-speed, high-resolution digitizing of analog signals.




Figure 1. CAV-1220 Timing Diagram

CAV-1220 TIMING

Refer to Figure 1, the CAV-1220 Timing Diagram.

The intervals shown represent a continuous update rate of approximately 10MHz, which is considerably below the maximum capabilities of the CAV-1220. But that frequency helps illustrate the "pipeline delay" characteristic of the converter.

At this word rate, spacing between encode commands is approximately 100 nanoseconds; and three encode commands have occurred before the data associated with the first command are valid. In Figure 1, this pipeline delay has a total time of approximately 255 nanoseconds (155ns + 100ns). This interval will be different at other word rates, but will always include 155ns; depending upon the update rate, either more or fewer encode commands may occur before the first data are available.

After the initial delay, valid data will be available at the word rate dictated by encode commands. Note the spacing between

Encode Command #1 and Encode Command #2 is equal to one encode period. This is the same spacing as that between Data Ready #1 and Data Ready #2; and is also the spacing between the first and second groups of valid data.

System timing can be adjusted as necessary to take into account the pipeline delay effects and assure that the data of interest are strobed out of the converter at the appropriate time.

Figure 1 also illustrates why the trailing edge of the Data Ready pulse is recommended as the strobe for output data. Typically, data begin changing 5ns after the leading (rising) edge of each Data Ready pulse; they will be fully settled at the time of the trailing (falling) edge and available for use in external circuits.

Another possibility for strobing the output data is to use the DATA READY pulse. Its leading edge occurs at the same time as the trailing edge of the DATA READY signal, but is a rising edge, which may facilitate its use as a strobe.

ANALOG-TO-DIGITAL CONVERTERS 3-571

16E D

097P900 00T995P 9 📰

ANALOG INPUT IMPEDANCE

Refer again to the block diagram of the CAV-1220 and note the resistor shown in dashed lines and designated as $R_{\rm IN}$.

This resistor value is chosen by the user to allow the analog input impedance of the CAV-1220 to be matched to the characteristic impedance of the analog signal source.

Without an added resistor, the input impedance of the unit is 1,000 Ω ; this is the series total of the GAIN control and the 900 Ω resistor shown in the block diagram.

When a resistor is added, it is in parallel with the internal impedance of the CAV-1220; various values of resistors can be used to obtain standard impedances:

Desired Input

Impedance	Value for R _{IN}
50 ohms	52.3 ohms
75 ohms	80.6 ohms
93 ohms	102 ohms
100 ohms	110 ohms

For an input impedance (Z) different from those shown above, the correct resistor value can be established with the equation:

$$\frac{1}{R_{IN}}=\frac{1}{Z}-\frac{1}{1k}$$

The physical location of RIN is shown in Figure 2.




Figure 2. CAV-1220 Adjustment Controls

OFFSET AND GAIN ADJUSTMENTS

The design and manufacture of the CAV-1220 A/D converter are innovative and precise, and have resulted in a high-performance converter which is virtually adjustment-free. This elimination of variable controls helps make the unit less susceptible to performance degradation caused by vibration, shock, or inadvertent and/or incorrect adjustment.

Despite the complexity of the circuits required to obtain highresolution digitizing at high speeds, there are only two control settings used in the unit. Factory adjustments during final calibration use selected fixed resistors to assure optimum performance without a need for "tweaking" by the user.

Only OFFSET and GAIN controls are available, and even these are sealed at the factory before shipment. In those rare instances where they may require readjustment, the procedure outlined below is one which should be used.

Refer to Figure 2, the CAV-1220 Adjustment Controls.

When adjusting offset and gain of the CAV-1220 in the system, the OFFSET control should be adjusted first. The adjustment sequence is:

- Apply to the analog input a precise (±0.25mV) dc level corresponding to midscale of the desired input range. (For standard units with ±1V range, this is 0V input.)
- Adjust OFFSET control while observing MSB (Bit 1); adjust for MSB "toggling" between digital "0" and digital "1".

- Apply a precise (±0.25mV) dc level corresponding to the most negative excursion of the desired input range. (For standard units, this is -1V input.)
- Adjust GAIN control while observing LSB (Bit 12); adjust for output of Bits 1-11 solid "0" with LSB "toggling".
- Apply a precise (±0.25mV) dc level corresponding to the most positive excursion of the desired input range. (For standard units, this is +1V input.)
- Check digital output to assure Bits 1-11 are solid "1" with LSB "toggling".
- Adjust OFFSET and GAIN controls alternately as necessary to obtain analog input range to tolerance of ±1/2LSB.




Figure 3. CAV-1220 SNR and Harmonics

DYNAMIC PERFORMANCE

Figure 3 shows typical performance on some of the dynamic characteristics which play an important role in the performance of systems using the CAV-1220 A/D converter.

The A/D was calibrated in final test for an encode rate of 20MHz. As shown, signal-to-noise ratio (SNR) with harmonics is typically 66dB at an input frequency of 100kHz; and remains greater than 50dB for full-scale inputs of 8MHz. As expected, SNR without harmonics is better and is typically 56dB at 8MHz.

The level of 2nd and 3rd harmonics at a word rate of 20MHz is also depicted; in these characteristics, too, the CAV-1220 displays exceptional performance.

ORDERING INFORMATION

For standard CAV-1220 units, order by model number CAV-1220-XXX; XXX is specified by the customer to indicate the desired optimized word rate. The decimal place is assumed (but not shown) between the second and third places. CAV-1220-150, for example, indicates final calibration and optimum performance at 15MHz.

Optimum performance will be achieved within a band of frequencies approximately $\pm 10\%$ around the selected word rate; but the maximum rate of 20MHz must be considered. If later applications require word rates beyond the limits of the original optimum frequency, the unit must be returned to the factory for calibration; there is a nominal charge for this service.

Mating sockets for the CAV-1220 converters are model number MSB-2 (thru hole) or MSB-3 (closed end). These are individual solder-type pin sockets for mounting the A/D on PC boards.

3-572 ANALOG-TO-DIGITAL CONVERTERS