



# 2Mx32 5V FLASH MODULE *ADVANCED\**

## FEATURES

- Access Time of 90, 120, 150nS
- Packaging:
  - 66-pin, PGA Type, 1.185 inch square, Hermetic Ceramic HIP (Package 401).
  - 68 lead, 40mm Low Profile CQFP (Package 502), 3.5mm (0.140 inch)
  - 68 lead, Hermetic CQFP (G2), 22.4mm (0.880 inch) square (Package 500). Designed to fit JEDEC 68 lead 0.990" CQFP footprint (Fig. 3)
- Sector Architecture
  - 32 equal size sectors of 64KBytes per each 2Mx8 chip
  - Any combination of sectors can be erased. Also supports full chip erase.
- Minimum 100,000 Write/Erase Cycles Minimum (0°C to 70°)
- Organized as 2Mx32


- Commercial, Industrial, and Military Temperature Ranges
- 5 Volt Read and Write. 5V ± 10% Supply.
- Low Power CMOS
- Data Polling and Toggle Bit feature for detection of program or erase cycle completion.
- Supports reading or programming data to a sector not being erased.
- RESET pin resets internal state machine to the read mode.
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation, Separate Power and Ground Planes to improve noise immunity

*\* This data sheet describes a product that may or may not be under development, and is subject to change or cancellation without notice.*

*Note: Programming information available upon request.*

**FIG. 1 PIN CONFIGURATION FOR WF2M32-XXH5**


### TOP VIEW



### PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-20	Address Inputs
WE1-4	Write Enables
CS1-4	Chip Selects
OE	Output Enable
Vcc	Power Supply
GND	Ground


### BLOCK DIAGRAM



RESET internally tied to Vcc in the HIP package for this pin configuration. See Alternate Pin Configuration with RESET tied to pin 12 for system control of reset (Fig. 11, page 13)



FIG. 2 PIN CONFIGURATION FOR WF2M32-XG4TX5



**PIN DESCRIPTION**

I/O <sub>0-31</sub>	Data Inputs/Outputs
A <sub>0-20</sub>	Address Inputs
WE	Write Enable
CS <sub>1-4</sub>	Chip Selects
OE	Output Enable
Vcc	Power Supply
RESET	Reset
GND	Ground
NC	Not Connected

**BLOCK DIAGRAM**






FIG. 3 PIN CONFIGURATION FOR WF2M32-XG2X5




**PIN DESCRIPTION**

I/O <sub>0-31</sub>	Data Inputs/Outputs
A <sub>0-20</sub>	Address Inputs
WE <sub>1-4</sub>	Write Enables
CS <sub>1-4</sub>	Chip Selects
OE	Output Enable
Vcc	Power Supply
GND	Ground
RESET	Reset



The White 68 lead G2 CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2 has the TCE and lead inspection advantage of the CQFP form.

**BLOCK DIAGRAM**





## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to Vss	V <sub>T</sub>	-2.0 to +7.0	V
Power Dissipation	P <sub>T</sub>	8	W
Storage Temperature	T <sub>stg</sub>	-65 to +125	°C
Short Circuit Output Current	I <sub>os</sub>	100	mA

## RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>cc</sub>	4.5	5.0	5.5	V
Ground	V <sub>ss</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.0	-	V <sub>cc</sub> + 0.5	V
Input Low Voltage	V <sub>IL</sub>	-0.5	-	+0.8	V
Operating Temperature (Mil.)	T <sub>A</sub>	-55	-	+125	°C
Operating Temperature (Ind.)	T <sub>A</sub>	-40	-	+85	°C

## CAPACITANCE

(T<sub>A</sub> = +25°C)

Parameter	Symbol	Conditions	Max	Unit
$\overline{OE}$ capacitance	C <sub>OE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	50	pF
$\overline{WE}$ 1-4 capacitance HIP (PGA)	C <sub>WE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	20	pF
HIP (Alternate pinout)			50	
CQFP G4T			50	
CQFP G2			20	
G2 (Alternate pinout)			50	
$\overline{CS}$ 1-4 capacitance	C <sub>CS</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	C <sub>AD</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

## DC CHARACTERISTICS - CMOS COMPATIBLE

(V<sub>cc</sub> = 5.0V, V<sub>ss</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>cc</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>cc</sub>		10	μA
Output Leakage Current	I <sub>LOx2</sub>	V <sub>cc</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>cc</sub>		10	μA
V <sub>cc</sub> Active Current for Read (1)	I <sub>cc1</sub>	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}, f = 5\text{MHz}$		160	mA
V <sub>cc</sub> Active Current for Program or Erase (2)	I <sub>cc2</sub>	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}$		240	mA
V <sub>cc</sub> Standby Current	I <sub>cc3</sub>	V <sub>cc</sub> = 5.5, $\overline{CS} = V_{IH}, f = 5\text{MHz}, \overline{RESET} = V_{cc} \pm 0.3V$		4.0	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>oL</sub> = 12.0 mA, V <sub>cc</sub> = 4.5		0.45	V
Output High Voltage	V <sub>OH</sub>	I <sub>oH</sub> = -2.5 mA, V <sub>cc</sub> = 4.5	0.85xV <sub>cc</sub>		V
Low V <sub>cc</sub> Lock-Out Voltage	V <sub>LKO</sub>		3.2	4.2	V

### NOTES:

- The I<sub>cc</sub> current listed includes both the DC operating current and the frequency dependent component (@ 5MHz). The frequency component typically is less than 2mA/MHz, with OE at V<sub>IH</sub>.
- I<sub>cc</sub> active while Embedded Algorithm (program or erase) is in progress.
- DC test conditions V<sub>IL</sub> = 0.3V, V<sub>IH</sub> = V<sub>cc</sub> - 0.3V

**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS -  $\overline{WE}$  CONTROLLED**(V<sub>CC</sub> = 5.0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	tAVAV	tWC	90		120		150		nS
Chip Select Setup Time	tELWL	tCS	0		0		0		nS
Write Enable Pulse Width	tWLWH	tWP	45		50		50		nS
Address Setup Time	tAVWL	tAS	0		0		0		nS
Data Setup Time	tDVWH	tDS	45		50		50		nS
Data Hold Time	tWHDX	tDH	0		0		0		nS
Address Hold Time	tWLAX	tAH	45		50		50		nS
Write Enable Pulse Width High	tWHWL	tWPH	20		20		20		nS
Duration of Byte Programming Operation	tWHWH1			1		1		1	mS
Sector Erase	tWHWH2			15		15		15	Sec
Read Recovery Time before Write	tGHWL		0		0		0		μS
V <sub>CC</sub> Setup Time	tVCS		50		50		50		μS
Chip Programming Time				100		100		100	Sec
Output Enable Hold Time (1)		tOE <sub>H</sub>	10		10		10		nS
Chip Erase Time				480		480		480	Sec
RESET Pulse Width (2)		tRP	500		500		500		nS

1. For Toggle and Data Polling.
2. RESET internally tied to V<sub>CC</sub> for the default pin configuration in the HIP package.

**AC CHARACTERISTICS – READ-ONLY OPERATIONS**(V<sub>CC</sub> = 5.0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Read Cycle Time	tAVAV	tRC	90		120		150		nS
Address Access Time	tAVQV	tACC		90		120		150	nS
Chip Select Access Time	tELQV	tCE		90		120		150	nS
Output Enable to Output Valid	tGLQV	tOE		40		50		55	nS
Chip Select High to Output High Z (1)	tEHQZ	tDF		20		30		35	nS
Output Enable High to Output High Z (1)	tGHQZ	tDF		20		30		35	nS
Output Hold from Addresses, $\overline{CS}$ or $\overline{OE}$ Change, whichever is First	tAXQX	tOH	0		0		0		nS
RST Low to Read Mode (1,2)		tReady		20		20		20	μS

1. Guaranteed by design, not tested.
2. RESET internally tied to V<sub>CC</sub> for the default pin configuration in the HIP package.




AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS,  $\overline{CS}$  CONTROLLED  
( $V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55^{\circ}C$  to  $+125^{\circ}C$ )

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	$t_{AVAV}$	$t_{WC}$	90		120		150		nS
Write Enable Setup Time	$t_{WLEL}$	$t_{WS}$	0		0		0		nS
Chip Select Pulse Width	$t_{ELEH}$	$t_{CP}$	45		50		50		nS
Address Setup Time	$t_{AVEL}$	$t_{AS}$	0		0		0		nS
Data Setup Time	$t_{DVEH}$	$t_{DS}$	45		50		50		nS
Data Hold Time	$t_{EHDX}$	$t_{DH}$	0		0		0		nS
Address Hold Time	$t_{ELAX}$	$t_{AH}$	45		50		50		nS
Chip Select Pulse Width High	$t_{HEL}$	$t_{CPH}$	20		20		20		nS
Duration of Byte Programming Operation	$t_{WHWH1}$			1		1		1	mS
Sector Erase Time	$t_{WHWH2}$			15		15		15	Sec
Read Recovery Time	$t_{GHEL}$		0		0		0		$\mu$ S
Chip Programming Time				100		100		100	Sec
Chip Erase Time				480		480		480	Sec
Output Enable Hold Time (1)		$t_{OEHL}$	10		10		10		nS

1. For Toggle and Data Polling.

FIG. 4  
AC TEST CIRCUIT




AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	nS
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:


$V_Z$  is programmable from -2V to +7V.  
 $I_{OL}$  &  $I_{OH}$  programmable from 0 to 16mA.  
Tester Impedance  $Z_0 = 75 \Omega$ .  
 $V_Z$  is typically the midpoint of  $V_{OH}$  and  $V_{OL}$ .  
 $I_{OL}$  &  $I_{OH}$  are adjusted to simulate a typical resistive load circuit.  
ATE tester includes jig capacitance.

FIG. 5  
RESET TIMING DIAGRAM






**FIG. 6**  
**AC WAVEFORMS FOR READ OPERATIONS**





**FIG. 7**  
**WRITE/ERASE/PROGRAM**  
**OPERATION, WE CONTROLLED**




**NOTES:**

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3.  $\overline{D7}$  is the output of the complement of the data written to each chip.
4. DOUT is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.



**FIG. 8**  
**AC WAVEFORMS CHIP/SECTOR**  
**ERASE OPERATIONS**




**NOTE:**

1. SA is the sector address for Sector Erase.






**FIG. 9**  
**AC WAVEFORMS FOR DATA POLLING**  
**DURING EMBEDDED ALGORITHM OPERATIONS**





**FIG. 10**  
**ALTERNATE  $\overline{CS}$  CONTROLLED**  
**PROGRAMMING OPERATION TIMINGS**




**NOTES:**

1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3.  $\overline{D7}$  is the output of the complement of the data written to each chip.
4.  $D_{OUT}$  is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.



FIG. 11 ALTERNATE PIN CONFIGURATION FOR WF2M32I-XHX5

TOP VIEW



PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-20	Address Inputs
WE	Write Enable
CS1-4	Chip Selects
OE	Output Enable
Vcc	Power Supply
GND	Ground
RESET	Reset

BLOCK DIAGRAM






FIG. 12 ALTERNATE PIN CONFIGURATION FOR WF2M32U-XG2X5

TOP VIEW




The White 68 lead G2 CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2 has the TCE and lead inspection advantage of the CQFP form.

PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-20	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
Vcc	Power Supply
GND	Ground
RESET	Reset

BLOCK DIAGRAM





ORDERING INFORMATION

