

Description	pow purp as v	The iT5025 is a broadband GaAs MMIC traveling wave amplifier that delivers high outp power and moderate gain from 30 kHz to 40 GHz. It is well suited for use as a general- purpose, extremely broadband driver in OC-768 40 Gb/s optical communication system as well as any broadband application requiring flat gain response and excellent port matches.					
	moo silic	dulator. The on nitride pa	cascode stages provide 8 Vpp iT5025 incorporates advanced I assivation, and polyimide for scr also provided.	MBE techno	logy, Ti-	Pt-Au gate r	, metalliza
Features	> () > () > () > () > ()	Frequency ra Gain: 10 dB Gain flatness Dutput voltag P1dB at 20 G Psat at 20 G	 Return loss Input: -12 dB Output: -10 dB Low-frequency operation Available in die form 				
	-						
Absolute Maximum Ratings	l .						
Maximum	l .	Symbol	Parameters/conditions	Min.	Тур.	Max.	Units
Maximum	l .	Symbol Vdd	Parameters/conditions Positive drain voltage	Min.	Тур.	Max. 9	Units
Maximum	l .	-		Min.	Тур.		
Maximum	l .	Vdd	Positive drain voltage	Min.	Тур.	9	V
Maximum	l .	Vdd Idd	Positive drain voltage Total drain current	Min.	Typ.	9 500	V mA
Maximum	l .	Vdd Idd Vg1	Positive drain voltage Total drain current First gate voltage	Min.	Typ.	9 500 3	V mA V
Maximum	l .	Vdd Idd Vg1 Vg2	Positive drain voltage Total drain current First gate voltage Second gate voltage	Min.	Тур.	9 500 3 8	V mA V V
Maximum	l .	Vdd Idd Vg1 Vg2 Pbc	Positive drain voltage Total drain current First gate voltage Second gate voltage DC power dissipation		Тур.	9 500 3 8 4	V mA V V W
Maximum	l .	Vdd Idd Vg1 Vg2 PDC Pin	Positive drain voltage Total drain current First gate voltage Second gate voltage DC power dissipation RF input power		Тур.	9 500 3 8 4 25	V mA V V W dBm


1

www.iterrac.com




Electrical	Symbol	Parameters/conditions	Min.	Тур.	Max.	Units
Characteristics	BW	3 dB bandwidth	5		41	GHz
	S21	Small gain signal		10		dB
 Small signal data measured in wafer Form with T=25°C. Performance may be extended to lower frequencies by means of off-chip circuitry. 	RLin	Input return loss		-15		dB
	RLout	Output return loss		-12		dB
	S 12	Isolation		-35		dB
	GD	Group delay up to 40 GHz		±10		Ps
		Bit rate		43.5		Gb/s
	Vout	Saturated output voltage		+8		Vpp
Test conditions: Vdd = 7 V,		Power detector output		0.37		V/Vpp
lds(RF) = 210 mA		Power detector output (RF off)		6.8		V
		Eye crossing control (by means of Vg)	30		70	%
		Voltage control (by means of Vd)	5		8	V
DC	Symbol	Parameters/conditions	Min.	. Тур	. Max	unit
Specifications/ Physical Properties 1. Measured in wafer form with T _{chuck} = 25° C	ldss	Saturated drain current (V_{dd} =6.0 V, V_{q1} =0.0 V, V_{q2} = open circuit)		420)	mA
	Vp	First gate pinch-off voltage ($V_{dd} = 7.0 \text{ V}, I_{dd} = 10 \text{ mA}, V_{g2} = \text{open circuit}$)		-1.8	3	V
	Vg2	Second gate voltage self biased ($V_{dd} = 7.0 \text{ V}, V_{g1} = 0.0 \text{ V}, I_{dd} = 10 \text{ mA}$)		NA		V
	Idsoff (Vg1)			55		mA
	IdOFF (Vg			NA		mA
Biasing and Operation	negative g 7.0 V, I_{dd} = between – (V _{g1}) MUS after the du through an	5 amplifier is biased with a single positive drate supply (V_{g1}) . The recommended bias conduct 220 mA. To achieve this drain current level 0.4 V and -0.5 V. V_{g2} must be set at approxing be applied prior to the drain voltage (V_{dd}) and voltage is removed during power down. external bias tee at the RF output pad. Extra RFIN and RFOUT ports. The drain bias page	nditions f V _{g1} is ty mately 3 luring po Drain bia ernal cou	or the iT pically b .5 V. The wer up a as V _{dd} ca upling ca	5025 are iased e gate vo and remo an be app pacitors	e V _{dd} = Itage oved ⊳lied
www.iterrac.com	on Web site o	luction data sheet. See "Product Status Definitions" r in catalog for latest development status. Doc. 4074 Rev 1 2			iTerra Cor 100, Palo Alt 937, Fax (6	









www.iterrac.com

June 9, 2006 Doc. 4074 Rev 1

on Web site or in catalog for latest development status.

4

iTerra Communications 2400 Geng Road, Ste. 100, Palo Alto, CA 94303 Phone (650) 424-1937, Fax (650) 424-1938



Optical Modulator Driver Application	The iT5025 amplifier has been designed to drive 40 Gb/s $LiNbO_3$ modulators, providing an output voltage of 8 Vpp. In order to achieve the best eye diagram performance, the assembly diagram reported in this data sheet must be considered and the following bias procedure is recommended:
Sheet4U.com	1.Disable RF during the initial biasing 2.Set V_{g1} to $-1 V$ 3.Set V_{g2} to $1 V$ 4. Set V_{dd} to $7 V$ 5. Set $V_{g2} = 3.5$ approximately 6. Increase Vg1 in order to bring current close to 200 to 220 mA (this should correspond to about $V_{g1} = -0.4$). 7.Apply RF signal at 2 Vpp, small decreasing of current can be observed. 8. Increase input signal to 3 to 3.5 Vpp with output voltage of 8 Vpp (current decrease of about 5%) 9. Adjust V_{g1} to center eye crossing. Eye diagram test results reported in this data sheet are at a data rate of 43.5 Gb/s
43.5 Gb/s Eye Diagram Probe Test Set Up	43.5Gbs pattern Generator Oscilloscope
	AC coupling
	Vg1
www.iterrac.com	This is a Production data sheet. See "Product Status Definitions" on Web site or in catalog for latest development status.iTerra Communication 2400 Geng Road, Ste. 100, Palo Alto, CA 94303 Phone (650) 424-1937, Fax (650) 424-1937June 9, 2006 Doc. 4074 Rev 15



