

# STL60NH3LL

N-channel 30V - 0.0065Ω - 30A - PowerFLAT<sup>™</sup> (6x5) Ultra low gate charge STripFET<sup>™</sup> Power MOSFET

### **General features**

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>	
STL60NH3LL	30V	<0.0085Ω	16A <sup>(2)</sup>	


- Improved die-to-footprint ratio
- Very low profile package (1mm max)
- Very low thermal resistance
- Very low gate charge
- Low threshold device

### Description


This application specific Power MOSFET is the latest generation of STMicroelectronics unique "STripFET™" technology. The resulting transistor is optimized for low on-resistance and minimal gate charge. The Chip-scaled PowerFLAT™ package allows a significant board space saving, still boosting the performance.

### Applications

Switching application



### Internal schematic diagram



### **Order codes**

Part number	Part number Marking		Packaging	
STL60NH3LL	L60NH3LL	PowerFLAT™ (6 x 5)	Tape & reel	

## Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuit	9
4	Package mechanical data 1	0
5	Revision history1	2



### 1

# **Electrical ratings**

Table 1. Absolute maximum rating
----------------------------------

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	30	V
V <sub>GS</sub>	Gate-source voltage	± 16	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25°C	30	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100°C	30	Α
I <sub>D</sub> <sup>(2)</sup>	Drain current (continuous) at $T_C = 25^{\circ}C$	16	Α
I <sub>DM</sub> <sup>(3)</sup>	Drain current (pulsed)	64	Α
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at $T_C = 25^{\circ}C$	60	W
P <sub>TOT</sub> <sup>(2)</sup>	Total dissipation at $T_C = 25^{\circ}C$	4	W
	Derating factor	0.03	W/°C
T <sub>j</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-55 to 150	°C

1. The value is rated according  $R_{thj-C}$  and is limited by wire bonding.

2. This value is according  $R_{thj-pcb}$ 

3. Pulse width limited by safe operating area

Table 2. Thermal resis	stance
------------------------	--------

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case (drain) Max	2.08	°C/W
Rthj-pcb <sup>(1)</sup>	Thermal resistance junction-pcb Max	31.3	°C/W

1. When mounted on FR-4 board of 1inch<sup>2</sup>, 2 oz Cu, t<10sec



# 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

	On/on States					
Symbol	Parameter	Test condictions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 250µA, V <sub>GS</sub> = 0	30			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max rating, V <sub>DS</sub> = Max rating,@125°C			1 10	μΑ μΑ
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>DS</sub> = ± 16V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1			V
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 8A V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 8A		0.0065 0.0075	0.0085 0.0105	Ω Ω

#### Table 3. On/off states

#### Table 4. Dynamic

Symbol	Parameter	Test condictions	Min.	Тур.	Max.	Unit
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> =25V, f = 1MHz, V <sub>GS</sub> =0		1810 565 41		pF pF pF
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 15V$ , $I_D = 16A$ , $V_{GS} = 4.5V$ (see Figure 15)		18 4.8 5.3	24	nC nC nC
R <sub>G</sub>	Gate input resistance	f=1 MHz Gate DC Bias = 0 Test signal level = 20mV open drain	0.5	1.5	3	Ω

	•					
Symbol	Parameter	Test condictions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on delay time Rise time	$V_{DD} = 15V, I_D = 8A$ R <sub>G</sub> = 4.7 $\Omega$ , V <sub>GS</sub> = 10V, (see Figure 14)		8 65		ns ns
t <sub>d(off)</sub> t <sub>f</sub>	Turn-off delay time Fall time	$V_{DD} = 15V, I_D = 8A$ R <sub>G</sub> = 4.7 $\Omega$ , V <sub>GS</sub> = 10V, (see Figure 14)		30 20		ns ns

Table 5.Switching times

#### Table 6.Source drain diode

Symbol	Parameter	Test condictions	Min	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain current				16	А
I <sub>SDM</sub>	Source-drain current (pulsed)				64	А
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	$I_{SD} = 16A, V_{GS} = 0$			1.3	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 16V, di/dt = 100A/µs		22		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 20V, T <sub>j</sub> = 25°C		32		nC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 16)		1.9		А

1. Pulsed: Pulse duration =  $300\mu$ s, duty cycle 1.5%



Zth\_powerflat

Zthj-pcb=K\*Rthj-pc Rthj-pcb=58.5°C/W

10<sup>1</sup>


10<sup>2</sup>


† p (s)

57

### 2.1 Electrical characteristics (curves)

#### Figure 1. Safe operating area








Figure 5. Normalized B<sub>VDSS</sub> vs temperature




Figure 4. Transfer characteristics

-2

10

**Thermal impedance** 

10<sup>0</sup>

SINGLE PULSE

10<sup>-1</sup>

-----

0.2

0.01

d

Figure 2.

10

10

10

10

10-3





Figure 6. Static drain-source on resistance

6/13



#### Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations

Figure 9. Normalized gate threshold voltage vs temperature




Figure 10. Normalized on resistance vs temperature






Figure 11. Source-drain diode forward characteristics






57



#### Figure 12. Allowable lav vs Time in Avalanche Figure 13. Allowable lav vs Time in Avalanche



The previous curve gives the single pulse safe operating area for unclamped inductive loads under the following conditions:

P<sub>D(AVE)</sub> =0.5\*(1.3\*BV<sub>DSS</sub> \*I<sub>AV</sub>)

 $E_{AS(AR)} = P_{D(AVE)} * t_{AV}$ 

#### Where:

 $I_{AV}$  is the allowable current in avalanche

P<sub>D(AVE)</sub> is the average power dissipation in avalanche (single pulse)

 $t_{\mbox{\scriptsize AV}}$  is the time in avalanche



## 3 Test circuit

Figure 14. Switching times test circuit for resistive load





Figure 16. Test circuit for inductive load switching and diode recovery times








Figure 17. Unclamped inductive load test circuit




Figure 19. Switching time waveform





Figure 15. Gate charge test circuit

## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com



	PowerFLAT™ (6x5) MECHANICAL DATA								
DIM. mm.					inch				
DIN.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.			
A	0.80	0.83	0.93	0.031	0.032	0.036			
A1		0.02	0.05		0.0007	0.0019			
A3		0.20			0.007				
b	0.35	0.40	0.47	0.013	0.015	0.018			
D		5.00			0.196				
D1		4.75			0.187				
D2	4.15	4.20	4.25	0.163	0.165	0.167			
E		6.00			0.236				
E1		5.75			0.226				
E2	3.43	3.48	3.53	0.135	0.137	0.139			
E4	2.58	2.63	2.68		0.103	0.105			
е		1.27			0.050				
L	0.70	0.80	0.90	0.027	0.031	0.035			



57

# 5 Revision history

Date	Revision	Changes
21-Jul-2004	1	First Release
05-Oct-2004	2	Values Changed
12-Apr-2006	3	New template



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

