

R1LA1616R Series

16Mb superSRAM (1M wordx16bit)

REJ03C0100-0002Z Rev.0.02 2003.10.24

Description

The R1LA1616R Series is a family of low voltage 16-Mbit static RAMs organized as 1048576-words by 16-bit, fabricated by Renesas's high-performance 0.15um CMOS and TFT technologies.

The R1LA1616R Series is suitable for memory applications where a simple interfacing, battery operating and battery backup are the important design objectives.

The R1LA1616R Series is packaged in a 52pin micro thin small outline mount device[µ TSOP / 10.79mm x 10.49mm with the pin-pitch of 0.4mm] or a 48balls fine pitch ball grid array [f-BGA / 7.5mmx8.5mm with the ball-pitch of 0.75mm and 6x8 array]. It gives the best solution for a compaction of mounting area as well as flexibility of wiring pattern of printed circuit boards.

Features

- Single 1.65-2.3V power supply
- Small stand-by current:3µA (1.8V, typ.)
- Smaller stand-by current by "Data retention mode" ("CS2"='L'): 1µA (1.8V, typ.)
- Data retention supply voltage =1.5V
- · No clocks, No refresh
- Easy memory expansion by CS1#, CS2, LB# and UB#
- Common Data I/O
- Three-state outputs: OR-tie capability
- OE# prevents data contention on the I/O bus
- Process technology: 0.15um CMOS




Ordering Information


Type No.	Access time	Package
R1LA1616RSD-7SI	70 ns	
R1LA1616RSD-8SI	85 ns	350-mil 52-pin plastic μ - TSOP(II) (normal-bend type) (52PTG)
R1LA1616RBG-7SI	70 ns	
R1LA1616RBG-8SI	85 ns	7.5mmx8.5mm f-BGA 0.75mm pitch 48ball

Pin Arrangement






48-pin fBGA



Pin Description

Pin name	Function
A0 to A19	Address input
DQ 0 to DQ15	Data input/output
CS1# &CS2	Chip select
WE#	Write enable
OE#	Output enable
LB#	Lower byte select
UB#	Upper byte select
Vcc	Power supply
Vss	Ground
BYTE#	Byte control mode enable input
NC	Non connection

Block Diagram



Note, BYTE# pin supported by only TSOP type.

Operating Table

CS1#	CS2*3	BYTE#* ²	LB#	UB#	WE#	OE#	DQ0~7	DQ8~14	DQ15	Operation
Н	Н	Χ	Χ	Χ	Χ	Χ	High-Z	High-Z	High-Z	Stand-by
Х	L	Χ	Χ	Х	Χ	Χ	High-Z	High-Z	High-Z	Data retention
Х	Н	Χ	Н	Н	Χ	Χ	High-Z	High-Z	High-Z	Stand-by
L	Ι	Н	L	Η	L	Χ	Din	High-Z	High-Z	Write in lower byte
L	Ι	Н	L	Η	Н	L	Dout	High-Z	High-Z	Read from lower byte
L	Н	Н	L	Н	Н	Н	High-Z	High-Z	High-Z	Output disable
L	Н	Н	Н	اــ	L	Χ	High-Z	Din	Din	Write in upper byte
L	Η	Н	Н	L	Н	L	High-Z	Dout	Dout	Read from upper byte
L	Н	Н	Н	L	Н	Н	High-Z	High-Z	High-Z	Output disable
L	Н	Н	L	L	L	Χ	Din	Din	Din	Write
L	Η	Н	L	L	Н	L	Dout	Dout	Dout	Read
L	Н	Н	L	L	Н	Н	High-Z	High-Z	High-Z	Output disable
L	Н	Ĺ	L	L	L	Χ	Din	High-Z	A-1	Write
L	Н	L	L	L	Н	L	Dout	High-Z	A-1	Read
L	Н	L	L	L	Н	Н	High-Z	High-Z	A-1	Output disable

Note 1,H:VIH L:VIL X: VIH or VIL

2, BYTE# pin supported by only TSOP type. When apply BYTE# ="L", please assign LB#=UB#="L".

*3 Notification about a new function of CS2 signal

R1LA1616R Series use CS2 signal to control the internal voltage for as 'Data retention mode'. In case of conventional SRAM products, both CS1# and CS2 signals are used as control signals for device operation of active and stand-by modes. In terms of R1LA1616R Series, CS1# is an ordinary function that controls device operation, but CS2 function is to make a switch device status between 'Stand-by mode' and 'Data retention mode', based on the input level of CS2 signal. In the concrete, when setting CS2 at a high level, a device status is changed from 'Data retention mode' to 'Stand-by mode'. And when setting CS2 at a low level, it's changed from 'Stand-by mode' to 'Data retention mode'. The latter is a new function. During 'Data retention mode' with CS2='L', the reduction of current consumption is achieved by turning off the internal voltage supply except memory cell array. Therefore in case of using with CS2 signal as for 'back up control with battery', it will be realized the most suitable system.

With regard to the detailed specifications for CS2 signal, please refer to the item of "Timing diagram" in p.11~p.14 and that of "Data retention characteristics" in p.15.

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage relative to Vss	Vcc	-0.5 to +2.7	V
Terminal voltage on any pin relation toVss	VT	-0.5*1 to Vcc+0.3* 2	V
Power dissipation	РТ	0.7	W
Operation temperature	Topr	-40 to + 85	°C
Storage temperature range	Tstg	-65 to + 150	°C
Storage temperature range under bias	Tbias	-40 to + 85	°C

Note 1: -1.0V in case of AC (Pulse width \leq 30ns)

2:Maximum voltage is +2.7V



DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vcc	1.65	1.80	2.30	V	
	Vss	0	0	0	V	
Input high voltage	ViH	0.7 x Vcc		Vcc+0.2	V	
Input low voltage	VIL	-0.2		0.4	V	1
Ambient temperature range	Та	-40		85	°C	

Note 1-1.0V in case of AC (Pulse width ≤ 30 ns)

DC Characteristics

Parameter	Symbol	Min	Typ*1	Max	Unit	Te	st conditions*2	
Input leakage current	Iu			1	μA	Vin=Vss to Vcc		
Output leakage current	ILO			1	μA	CS1# =VIH or CS2=VIL or OE# = VIH or WE# =VIL or LB# =UB# =VIH,VI/O=Vss to Vcc		
Operating current	Icc		1.5	3	mA	CS1#=VIL, CS2=VIH Others = VIH / VIL I I/O = 0 mA		
Average operating current	Icc ₁		20	40	mA	Min. cycle, duty =100% I I/O = 0 mA,CS1# =VIL, CS2=VIH Others = VIH / VIL		
	Icc ₂		1.5	8	mA	I 1/0 = 0 r	ne = 1µs,duty=100% mA,CS1# =VIL, Others = VIH / VIL	
Standby current	Isa		0.1	0.3	mA	CS1#=C	S2=VIH	
Standby current	ISB1		3	5	μA	~+25°C	0V≤Vin	
			5	10	μA	~+40°C	CS2 ≥ Vcc-0.2V (1)CS1# ≥ Vcc-0.2V or	
				20	μA	~+70°C	(2)LB# = UB# ≥ Vcc-0.2V	
				40	μA	~+85°C	CS1# ≤ 0.2V	
Output hige voltage	Vон	1.3			V		Iон = -0.1mA	
Output Low voltage	Vol			0.2	V		IoL = 0.1mA	

Note 1: Typical parameter indicates the value for the center of distribution at 1.8V ($Ta=25^{\circ}C$), and not 100% tested.

^{2:} BYTE# pin supported by only TSOP type. BYTE# ≥ Vcc-0.2V or BYTE# ≤ 0.2V

Capacitance

(Ta=+25°C, f=1MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
Input capacitance	C in			10	pF	V in =0V	1
Input / output capacitance	C 1/0			10	pF	V I/O=0V	1

Note 1: This parameter is sampled and not 100% tested.


AC Characteristics

Test Conditions ($Vcc=1.65V\sim2.3V$, $Ta=-40\sim+85$ °C)

• Input pulse levels: VIL= 0.2V, VIH=Vcc - 0.2V

• Input rise and fall time: 5ns

Input and output timing reference levels : 0.9VOutput load : See figures (Including scope and jig)



CL=5FpF (for tclz, tblz, tolz, tchz, tclz, tbhz, tohz, tohz, twhz)

Read Cycle

		R1LA161	6R**-7SI	R1LA1616R**-8SI			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t rc	70		85		ns	
Address access time	t AA		70		85	ns	
Chip select access time	t acs		70		85	ns	
Output enable to output valid to			35		45	ns	
Output hold from address change	t он	10		10		ns	
LB#,UB# access time	t BA		70		85	ns	
Chip select to output in low-Z	t clz	10		10		ns	2,3
LB#,UB# enable to low-Z	t BLZ	5		5		ns	2,3
Output enable to output in low-Z	tolz	5		5		ns	2,3
Chip deselect to output in high-Z tcHz		0	25	0	30	ns	1,2,3
LB#,UB# disable to high-Z		0	25	0	30	ns	1,2,3
Output disable to output in high-Z	t onz	0	25	0	30	ns	1,2,3

Write Cycle


		R1LA161	6R**-7SI	R1LA16	16R**-8SI		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t wc	70		85		ns	
Address valid to end of write	t aw	65		70		ns	
Chip selection to end of write	t cw	65		70		ns	5
Write pulse width two		55		60		ns	4
LB#,UB# valid to end of write	t _{BW}	65		70		ns	
Address setup time	t as	0		0		ns	6
Write recovery time	t wr	0		0		ns	7
Data to write time overlap	t ow	35		40		ns	
Data hold from write time	t DH	0		0		ns	
Output active from end of write tow		5		5		ns	2
Output disable to output in high -Z toHz		0	25	0	30	ns	1,2
Write to output in high-Z	t whz	0	25	0	30	ns	1,2


- Note1. tchz, tohz, twhz and tbhz are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
 - 2. This parameter is sampled and not 100% tested.
 - 3.AT any given temperature and voltage condition, thz max is less than thz min both for a given device and form device to device.
 - 4. A write occurs during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#. A write begins at the latest transition among CS1# going low, WE# going low and LB# going low or UB# going low . A write ends at the earliest transition among CS1# going high, WE# going high and LB# going high or UB# going high. twp is measured from the beginning of write to the end of write.
 - 5. tcw is measured from the later of CS1# going low to end of write.
 - 6. tas is measured the address valid to the beginning of write.
 - 7. twR is measured from the earliest of CS1# or WE# going high to the end of write cycle.

Byte Control


_	_	R1LA161	6R**-7SI	R1LA16	16R**-8SI		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Byte setup time	t BS	5		5		ms	
Byte recovery time	t BR	5		5		ms	

BYTE# Timing Waveform






Note, About tPR, See Data Retention Characteristics p.15




Note, About tPR, See Data Retention Characteristics p.15

Write Cycle (2) (CS1#, CS2 Clock, OE#=VIH)



Note, About tPR, See Data Retention Characteristics p.15

Write Cycle (3) (LB#,UB# Clock, OE#=VIH)



Note, About tPR, See Data Retention Characteristics p.15


Data Retention Characteristics *1

 $(Ta = -40 \sim +85 °C)$


Parameter	Symbol	Min	Typ ²	Max	Unit	Test conditions*3,4	
Vcc for data retention	Vdr	1.5V		2.3V	V	V in ≥	2 OV
						0V≤C	S2≤0.2V
Data retention current	ICCDR		1.0	3.0	μΑ	~+25°C	Vcc=1.8V
			3.0	8.0	μΑ	~+40°C	V in ≥ 0V
				17	μA	~+70°C	CS2≤0.2V
				37	μA	~+85°C	
Chip deselect to data retention time	tcdr	0			ns	See retention waveform	
Operation recovery time	tr	5			ms		
Power off setup time	t PS	0			ns	See retention waveform	
Power supply recovery time	t PR	200			μs	Jee reter	ilion wavelonn

- Note 1. Different from conventional SRAM products, this is the reduction mode of Data retention current when CS2 is low. During CS2 low, Internal voltage supply circuit is turned off except memory cell array.
 - 2. Typical parameter of ICCDR indicates the value for the center of distribution at Vcc=1.8V and not 100% tested.
 - 3. BYTE# pin supported by TSOP type. BYTE# ≥ Vcc-0.2V or BYTE# ≤ 0.2V
 - 4. Also CS2 controls address buffer, WE# buffer ,CS1# buffer ,OE# buffer ,LB# ,UB# buffer and Din buffer . In the data retention mode (0V \leq CS2 \leq 0.2V) , Vin levels (address, WE# ,OE#,CS1#,LB#,UB#,I/O) can be in the high impedance state.

Data Retention timing Waveform (1) (LB#,UB# Controlled)



Data Retention timing Waveform (2) (CS1# Controlled)



Note 5. On the UB#,LB# control mode or the CS1# control mode ,when recovering from the Data retention mode , the level of UB# and LB# or CS1# during t_{PR} period must be fixed 0.7V x Vcc ~ Vcc.

Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.



http://www.renesas.com

Copyright © 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan.



REVISION HISTORY

R1LA1616R Series Data Sheet

Rev.	Date		Description
		Page	Summary
0.01	Jul. 04, 2003	_	First edition issued
0.02	Oct. 24, 2003	9	Revise Removed "CS2 signal operation" from Note 4,5 & 7 as follows. Note 4. Former A write occurs during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#.A write begins at the latest transition among CS1# going low, CS2 going high, WE# going low and LB# going low or UB# going low. A write ends at the earliest transition among CS1# going high, CS2 going low. WE# going high and LB# going high or UB# going high. tWP is measured from the beginning of write to the end of write. Note 4. Revision A write occurs during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#.A write begins at the latest transition among CS1# going low, WE# going low and LB# going low or UB# going low . A write ends at the earliest transition among CS1# going high, WE# going high and LB# going high or UB# going high. tWP is measured from the beginning of write to the end of write. Note 5. Former tCW is measured from the later of CS1# going low or CS2 going high to end of write Note 7. Former tWR is measured from the earliest of CS1# or WE# going high or CS2 going low to the end of write cycle. Note 7. Revision
		5	tWR is measured from the earliest of CS1# or WE# going high to the end of write cycle. In "Note 2", Add instructions "When apply BYTE# ="L", please assign LB#=UB#="L"."
		3	Change Pin name "I/O 0 to I/O15" to "DQ 0 to DQ15" in "Pin Description".