Notice: This is not a final specification. Some parametric limits are subject to change.

M6MGD13VW34DWG-P

134,217,728-BIT (8,388,608-WORD BY 16-BIT) CMOS FLASH MEMORY & 33,554,432-BIT (2,097,152-WORD BY 16-BIT) CMOS MOBILE RAM

Stacked-CSP (Chip Scale Package)

Description

The M6MGD13VW34DWG-P is a Stacked Chip Scale Package (S-CSP) that contents 128M-bit Flash memory and 32M-bit Mobile RAM in a 72-pin Stacked CSP with leaded solder ball.

128M-bit Flash memory is a 8,388,608 words, single power supply and high performance non-volatile memory fabricated by CMOS technology for the peripheral circuit and DINOR IV (Divided bit-line NOR IV) architecture for the memory cell. All memory blocks are locked and can not be programmed or erased, when F-WP# is Low. Using Software Lock Release function, program or erase operation can be executed.

32M-bit Mobile RAM is a 2,097,152 words high density RAM fabricated by CMOS technology for the peripheral circuit and DRAM cell for the memory array. The interface is compatible to an asynchronous SRAM.


The cells are automatically refreshed and the refresh control is not required for system. The device also has the partial block refresh scheme and the power down mode by writing the command. The M6MGD13VW34DWG-P is suitable for a high performance cellular phone and a mobile PC that are required to be small mounting area, weight and small power dissipation.

Features

Access Time	Flash	70ns (Max.)			
	Mobile RAM	80ns (Max.)			
Supply Voltage		F/M-VCC=2.7 ~ 3.0V			
Ambient Tempe	erature	Ta= -40 ~ 85 degree			
Package		72pin S-CSP,			
		Ball pitch 0.80mm Outer-ball: Sn - Pb			

Application

Mobile communication products






Preliminary

Notice: This is not a final specification. Some parametric limits are subject to change.

M6MGD13VW34DWG-P

134,217,728-BIT (8,388,608-WORD BY 16-BIT) CMOS FLASH MEMORY & 33,554,432-BIT (2,097,152-WORD BY 16-BIT) CMOS MOBILE RAM

Stacked-CSP (Chip Scale Package)



Note: In the 128M-bit DINOR(IV) Flash Memory lower 64Mbit is selected by F-CE1#="L" and upper 64Mbit is done by F-CE2#="L". Never select each chip at the same time.
In the data sheet there are "VCC"s which mean "FM-VCC" (Common Vcc for Flash / Mobile RAM).
In the Flash Memory part they mean A21, OE# and WE# are F-A21, F-OE# and F-WE#.
In the Mobile RAM part UB#, LB#, OE# and WE# are M-UB#, M-DE# and M-WE#, respectively.

Capacitance

Symbol	Parameter		Conditions	Limits			Unit
0,				Min.	Тур.	Max.	onit
CIN	Input capacitance	F-A21-A0, F-OE#, F-WE#, F-CE1#, F-CE2#, F-WP#, F-RP#, M-OE#, M-WE#, M-CE#, M-LB#, M-UB#	Ta=25°C, f=1MHz, Vin=Vout=0V			26	pF
СОИТ	Output Capacitance	DQ15-DQ0, F-RY/BY#				34	pF





Notice: This is not a final specification. Some parametric limits are subject to change.


M6MGD13VW34DWG-P

134,217,728-BIT (8,388,608-WORD BY 16-BIT) CMOS FLASH MEMORY & 33,554,432-BIT (2,097,152-WORD BY 16-BIT) CMOS MOBILE RAM Stacked-CSP (Chip Scale Package)

RenesasTechnologyCorp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!



- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

REJ03C0171 © 2003 Renesas Technology Corp New publication, effective April 2003. Specifications subject to change without notice

