
								T									RE	۷I	SION	18							
								1	TR	T				DE	3CI	RIP	TIO	N				0	ATE	A	PP	RO	VED
										T																	
								'		•											'	•		•			
Prep	ared	in	acc	cordar	nce	wit	h D	0D- S	TD-1	00									Se	elec	ted	it	em dr	awi	ng		
REV					T	П			Τ	Т	Τ	Ι	T	П					П	T	Π		П	T	Γ	Γ	
PAGE	28	29	\sqcap	\Box	\vdash								I							İ	L			I			
REV		JS	_						L			L	$oxed{\Box}$								L	_		1	↓_	L	\vdash
OF PA	BES		PA	GES	1	2	3	4 5	6	7	8	9	10	11	12	_		_	16 1								
0rig	ina!	dat	:e			PR	EPA Z	RED	B'	Y	مندر	_			1		DEF	EN	SE EL	ECT	ROM	IES	SUP	PLY	CE	NTE	
	lrawin		205		-	<u>ر</u>	<u> </u>	41	<u>u.</u>	7	3				4		71	_					110				
	14 May	y 13	<i>3</i> 86		ı	CH E	$\gamma($		BY 2 2 zv.	عر.						11	N-	CH/	MICRO ANNEL	, SI	LIC	ON	GATE,	, CO	UNT	er/	TIME
					t	AF	<u> </u>	OVE	7		$\overline{\cap}$				ㅓ		AN	D F	PARALI	.EL	1/0	U۱	IIT				
						l'	Π	ℓk	la	سا	لم	_															
					Γ	8IZ	E	C	ODE		DEN	I.	NO).	Ī	DY	NB	N	o . 8	5	51	7					
					1				•	80	9								_								
					-	A		<u></u>	_1	<u>49</u>	33				4				PAGE				o F	29			

1. SCOPE

- 1.1 Scope. This drawing describes the requirements for N-channel, counter/timer and parallel I/O unit microcircuits. This drawing provides a level of microcircuit quality and reliability assurance for acquisition of microcircuits in accordance with MIL-M-38510.
 - 1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Frequency	Circuit
01	Z8036A	6.0 MHz	Counter/timer and parallel I/O unit Counter/timer and parallel I/O unit
02	Z8036	4.0 MHz	

1.2.2 Case outlines. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter

Q
D-5 (40-lead, 9/16" x 2"), dual-in-line package
Y
C-5 (44-terminal, .650" x .650"), square chip
carrier package

1.3 Absolute maximum ratings.

1.4 Recommended operating conditions.

Supply voltage Minimum high level input voltage (V_{IL}) Maximum low level input voltage (V_{IL})	4.5 V dc minimum to 5.5 V dc maximum 2.2 V dc 0.8 V dc
Frequency of operation: Device type 01	0.5 MHz to 6.0 MHz
Clock rise and fall times Device type 01	10 ns maximum fall; 15 ns maximum rise 20 ns maximum

DEFENSE ELECTRONICS SUPPLY CENTER	SIZE	14933	DWG NO. 85517	
DAYTON, OHIO		REV	PAGE	2

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

3. REQUIREMENTS

- $\frac{3.1}{\text{specified herein.}}$ The individual item requirements shall be in accordance with MIL-M-38510, and as specified herein. The country of manufacture requirement of MIL-M-38510 does not apply.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
- 3.2.1 <u>Design documentation</u>. The design documentation shall be in accordance with MIL-M-38510 and, unless otherwise specified in the contract or purchase order, shall be retained by the manufacturer but be available for review by the acquiring activity or contractor upon request.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 2.
 - 3.2.4 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2.
 - 3.3 Lead material and finish. The lead material and finish shall be in accordance with MIL-M-38510.
- 3.4 <u>Electrical performance characteristics</u>. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range.
- 3.5 Marking. Marking shall be in accordance with MIL-M-38510, except the part number shall be in accordance with 1.2 herein. The Vendor Similar Part Number may also be marked in accordance with 6.10 herein. Both part numbers, when used, shall be printed on the same surface. The "M38510/XXX" part number and the "JAN" or "J" mark shall not be used. Lead finish letter "X" is used only as specified in MIL-M-38510 and shall not be marked on the microcircuit or its packaging. The country of origin shall be marked on the microcircuit.
- 3.6 Quality assurance requirements. Microcircuits furnished under this drawing shall have been subjected to, and passed all the requirements, tests, and inspections detailed herein including screening and quality conformance inspections.

DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A	14933	DWG NO. 85517	
DAYTON. OHIO		REV	PAGE 3	

	TABLE	I. Electrical performan	nce characte	ristics.			
Test	Symbo		Group A subgrou		ا د	nits Max	Unit
Input high voltage	V _{IH}		1, 2,	3 ALL	2.2	1/ VCC+0.3	v
Input low voltage	VIL		1, 2,	3 ALL	-0.3 1/	0.8	V
Low output voltage	V _{OL}	I _{OL} = 2.0 mA	1, 2, 3	ALL	 	0.4	i v
High output voltage	АОН	I _{OH} = -250 μA	1, 2, 3	ALL	2.4	 	 V
Power supply current	Icc	T _C = -55°C V _{CC} = 5.5 V	1, 2, 3	ALL	<u> </u> 	200	mA
Output leakage current low	ILOL	V _{IN} = 0.4 V	1, 2, 3	ALL	-10	+10	μА
Output leakage current high	ILOH	V _{IN} = 2.4 V	1, 2, 3	ALL	-10	+10	μА
Input low current	IIL	V _{IN} = 0.4 V	1, 2, 3	ALL	-10	+10	μА
Input high current	IIH	V _{IN} = 2.4 V	1, 2, 3	ALL	-10	+10	μА
aximum frequency 1/ low-output current	FMAX		9, 10, 11	01 02	6.0		MHz MHz
nput capacitance 2/	CIN		4	ALL		10	pF
utput capacitance 2/	COUT		4	ALL		15	pF
directional capacitance <u>2</u> /	c _I \0		4	ALL		20	pF
footnotes at end of tal	ole.			-			
FENSE ELECTRONICS SUP Dayton, Ohio	PLY CENTE	R A 1493		G NO.	5517		
		REV					

TAR	UE I Clo	at mi a a l	Lacatora	anco chanact	· · · · · · · · · · · · · · · · · · ·		ontinue					
Test	SLE 1. <u>Ele</u> Symbol		Condition	ance characte	 Group #	- 	Refer-	ia.	Limit	ts		Unii
1030		-55° V _C	$\frac{C}{C} \stackrel{<}{\sim} \frac{T_C}{5.0} \stackrel{<}{\sim} V$	+125°C	subgrou		ence	i)1 Max)2 Max	- -
AS low width	Twas	C _L = 5	0 pF ±10%		9, 10,	11	1	1			2000	ns
Address to $\overline{\text{AS}} + \underline{3}/$ setup time		See fi			19, 10,	11	2	10		30		ns
	ThA(AS)	- i			9, 10,	11	3	 30 		50		ns
Address to \overline{DS} + $\underline{2}$ /, $\underline{3}$ / setup time	TsA(DS)				9, 10,	11	4	100		130		ns
$\overline{\text{CS}}_0$ to $\overline{\text{AS}}$ † $\underline{2}$ /, $\underline{3}$ / setup time	TsCSO(AS)				9, 10,	11	5	0		0		ns
\overline{CS}_0 to \overline{AS} hold time $\underline{3}$	 ThCSO(AS) 				9, 10,	11	6	40		60		ns
\overline{AS} † to \overline{DS} ‡ delay $2/3/$	TdAS(DS)	-			9, 10,	11	7	55		85		ns
CS $_1$ to $\overline{ extsf{DS}}$ \downarrow setup time	TsCS1(DS)	-			9, 10,	11	8	80		100		ns
R/W (Read) to DS + set up time	TsRWR(DS)				9, 10,	11	9	 80 		100		ns
R/W (Write) to DS + 2/ setup time	 TsRWW(DS) 				9, 10,	11	10	0		0		ns
\overline{DS} low width $\underline{2}$ /	TwDS				9, 10,	11	11	250		390		ns
Write data to $\overline{DS} \downarrow \underline{2}/$ setup time	TsDW(DSf)				9, 10,	11	12	20		30		ns
DS (Read) ↓ to address data bus driven	TdDS(DRV)				9, 10,	11	13	0		0		ns
DS ↓ to read data valid delay	TdDSf(DR)				9, 10,	11	14		180		250	ns
Write data to $\overline{DS} + \underline{2}/$	ThDW(DS)				9, 10,	11	15	20		30		ns
DS † to read data <u>2/</u> not valid delay	TdDSr(DR)				9, 10,	11	16	0		0		ns
ee footnotes at end of t	table.											
DEFENSE ELECTRONICS S	-	NTER	SIZE	1493	_	DW	VG NO.	85517	,			
DAYTON, O	าเป			REV				PAGE	: 5			

Tank	[Cumb o]		anditions			Pofon	Ţ	Limits	5		Uni
Test	Symbol	-55°C	onditions ≤ Tc ≤ +	125°C	subgroups	Refer-		01	02		[[
!	 	unless	= 5.0 V otherwise	specifie	d		Min	Max	Min	Max	<u> </u>
$\frac{2}{DS}$ + to read data float delay	<u> </u>	unless	pF ±10% otherwise	specifie	9, 10, 11	17	 	45		70	ns
R/W to DS † 2/ hold time	ThRW(DS)	See fig -	ure 3		9, 10, 11	18	40	 	55		ns
CS ₁ to \overline{DS} † $\underline{2}/$	ThCS ₁ (DS)				9, 10, 11	19	40	! 	55	 	ns
DS + to AS + delay <u>2</u> /	TdDS(AS)				9, 10, 11	20	25	 	50		ns
Valid access <u>2/5/</u> recovery time	TrC	 			9, 10, 11	21	650		1000	<u> </u>	ns
2/ 6/ Pattern match to INT delay (bit port)	TdPM(INT)	 			9, 10, 11	22		1+800 		1+800	ns
ACKIN to INT delay (Port with handshake) <u>2</u> / <u>6</u> / <u>7</u> /	 TdACK(INT) 	1 -			9, 10, 11	23	 - -	4+600 		 4 +600 	ns
Counter input to INT delay 2/ 6/ (counter mode)	 TdC1(INT) 	 			9, 10, 11	24		 1+700 	 	 1+700 	! ns
PCLK to TNT delay (timer mode) <u>2</u> / <u>6</u> /	TdPC(INT) 	! 			9, 10, 11	25		1+700 		1+700 	ns
AS to INT delay 2/	 TdAS(INT) 	 -			9, 10, 11	26		 		300	ns
INTACK to AS + setup time	 Ts1A(AS) 	 			9, 10, 11	 27 	0 2/	•	0	 	l lns l
INTACK to AS † hold time	 Th1A(AS) 	Γ -			9, 10, 1	28	250	 	250	 	l l ns
AS + to DS (acknowledge) + setup time <u>2</u> / <u>8</u> /	 TsAS(DSA) 	i 			9, 10, 11	29	250	 - - -	 350 	 	 ns
DS (acknowledge) + to read data valid delay <u>2</u> /	 TdDSA(DR) 	T - 			19, 10, 11	30		 180 	 	 250 	ns
ee footnotes at end o	f table.										
DEFENSE ELECTRONIC		ENTER	SIZE A	149	133	DWG NO		517			
DAYTON,	UHIU			R	EV		PAG	SE	6		

	T	τ						<u></u>		Limits	<u> </u>		Γ
Test	Symbol	55	Condition C < T _C <	ns +125°C		oup		Refer- lence	ļ,	01	- 0		i Uni
		1	Vrr = 5.0	V ±10% se specifi	I	byr o	ups	l		Γ	Min	T	<u>†</u>
DS (acknowledge) 2/ low width	I Twdsa 	<u>l</u> uñ1es		ኔ se specifi		10,	11	31	 250] 	390	 	ns
2/ 8/ AS ↑ to IEO → delay INTACK cycle	 TdAS(IEO) 	See f	igure 3		 9,	10,	11	32		250 		l l 350 l	l ns
IEI to IEO delay $\underline{2}$, $\underline{8}$ /	 TdIEI(IEO) 	T 			9,	10,	11	33] 	100		 150 	 ns
IEO to DS (acknowledge) ↓ setup time 2/8/	 TsIEI(DSA) 	T 			19,	10,	11	34	70		100		l ns
IEI to DS (acknowledge) +hold time 2/	 ThIEI(DSA) 	 			9,	10,	11	35	70		100		l ns
DS (acknowledge) to INT + delay 2/	 TdDSA(INT) 	Ť 			 9, 	10,	11	36	1	600		600	l ns
2/ Data input to ACKIN↓ setup time	TsDI(ACK)	T ! !			19,	10,	11	1	0		0		l ns
2/ Data input to ACKIN + hold time - strobed handshake		 			 9, 	10,	11	2	 		500	,	l l ns l
ACKIN + to RFD + delay	 TdACKf(RFD) 	[] [9, 	10,	11	3	0	1	0		l I ns
2/ ACKIN low width - strobed handshake	 Twacki 	 			 9, 	10,	11	4			250		l ns
ACKIN high width - strobed handshake	TWACKI				 9, 	10,	11	5	 		250		l ns
RFD ↑ to ACKIN ↓ 2/ delay	TdRFDr(ACK)	F 			9,	10,	11	6	 0 		0		ns
2/, 9/ Data out to DAV ↓ setup time	TsDO(DAV)	 			9,	10,	11 	7	20	ļ	25		ns
DAV + to ACKIN + 2/ 1 delay	TdDAVf(ACK)	 			 9, 	10,	11 	8	0	 	0		ns
$\frac{2}{10}$, $\frac{10}{10}$ Data out to ACKIN \downarrow hold time	ThDO(ACK)				9,	10,	11	9	1 1	 	1		ns
ee footnotes at end of	table.												
DEFENSE ELECTRONICS		TER	SIZE A	149		NO.	D	WG NO.	8551	.7			
DAYTON,	טווט			RE	v				PAG	E 7			

Test	Symbol	1	Condition						Refer-		Limit			 Unit	
		1	°C < T _C < V _{CC} = 5.0 s otherwis	V ±10%	;	1	grou		lence	Min)1 Max	0: Min		 	
delay	Tdack(dav) 	lunles	50 pF ±10% s otherwis			9,	10,	11	10	1	 	1	 	ns	
2/ Data input to RFD ↓ hold time - inter- locked handshake	 ThDI(RFD) 	See f1 -	igure 3		ļ	9,	10,	11	11	0		0		ns	
RFD + to ACKIN + delay - inter- locked handshake	 TdRFDf(ACK) 	 -				9,	10,	11	12	0		0		ns	
RFD + delay- interlocked and 3-wire handshake	 TdACKr(RFD) 	 -				9,	10,	11	13	0		0	 	ns	
(RFD ↑) inter- locked and 3-wire handshake	TdDAVr(ACK)				1	9,	10,	11	14	0		0		ns	
ACKIN + (RFD +) to DAV + delay - interlocked and 3-wire handshake	TdACK(DAV)	 				9,	10,	11	15	0		0 		ns !	
DAV + to DAC + delay input 3-wire 2/ handshake	TdDAVIf(DAC)	 -			; ; ;	9,	10,	11	16	 0 		 0 		ns	
hold time - 3-wire handshake	ThDI(DAC)				 	9,	10,	11	17	0		 0 		ns	
DAC ↑to DAV ↑ delay input 3-wire handshake	TdDACOr(DAV)	 				 	9,	10,	11	18	0	·	0		l ns
DAV + to DAC + delay input 3-wire handshake	TdDAVIr(DAC)	! ! ! ! T !					9,	10,	11	19	 0 		 0 	 	ns
DAV + to DAC ↑ delay output 3-wire handshake	TdDAVOf(DAC)						 	9,	10,	11	20	 0 	·	 0 	
Data output to DAC \uparrow hold time - 3-wire handshake $2/$, $10/$					 	9, 1	10,	11	21	 1 		 1 		ns 	
ee footnotes at end of	f table.														
DEFENSE ELECTRONIC		ITER	SIZE A		493	_	10.	D	WG NO.	8551	7				
DAYTON,	טווט			REV					PAGE 8				l		

1												
	TABLE I. Ele	ctrical perfo	mance charact	eri	stic	<u>s</u> -	Contin	ued.				
Test	Symbol	Condit	ions	Gr	oup	Α	Refer-	1	Limit	5		Uni
1030	! !	-55°C < Tc	< +125°C	sul	bgro	ups	ence		01	0		Ţ
37	 	V _{CC} = 5 lunless other	.℧ V ±10% wise specified]] 	Min	 Max	 Min	Max	
DAC + to DAV + delay output 3-wire handshake	1		10% wise specified		10,	11	22 	1	 	1	 	ns
	 TdDAVOr(DAC) 	! 		9,	10,	11	23	0	 	0	 	ns
PCLK cycle time $11/$	TcPC			9,	10,	11	1	165	4000	250	4000	ns
PCLK high width <u>2</u> /	 TwPCh			9,	10,	11	2	70	2000	105	 2000 	l ns
PCLK low width	TwPCI	Γ 		9,	10,	11	3	70	2000	105	2000	ns
PCLK fall time	TfPC	" 		19,	10,	11	4	 	10		1 20 1 <u>2</u> /	l ns
PCLK rise time <u>2</u> /	TrPC			9,	10,	11	5	 	15		20	l ns
Counter input cycle time 2/	TcCI			9,	10,	11	6	330		500	 	l ns
Counter input high width <u>2</u> /	TCIh			19,	10,	11	7	150	 	230	 	l ns
Counter input low width 2/	TwCII			9,	10,	11	8	150		230		ns
Counter input fall time 2/	TfCI	-		 9, 	10,	11	9		15	 	20	ns
Counter input rise time <u>2</u> /	TrCI	-		 9, 	10,	11	10	 	15	 	20	ns
2/, 12/ Trigger input to PCLK * setup time (timer mode)	TsTI(PC)	-		 9, 	10,	11	11			150 		ns

Test	Symbol	T I	Conditio	ns	 Gro	oup A	 Refer-	T	Limit			Unit
		-55 unles	°C < T _C < V _{CC} = 5.0 s otherwi	+125°C V ±10% se specified	l sub	groups		T	01 Max	O: Min	2	Γ Γ Ι
2/, 12/ Irigger input to counter input ↓ setup time (counter mode)	TsTI(CI)	C _L = unles	50 pF ±10		9,	10, 11	12	 		150	 - 	ns
2/ Trigger input pulse width (high or low)		 			 9, 	10, 11	13	† 	 	200	 	ns
Gate input to PCLK + setup time (timer mode) 2/, 12/	 TsGI(PC) 	 			 9, 	10, 11	 14 	 	 	100		ns
2/, 12/ Gate input to counter input ↓ setup time (counter mode)	TsGI(C1)	Ť 			9,	10, 11	15 			100		ns
2/, 12/ Gate input to PCLK + hold time (timer mode)	 ThGI(PC) 	 			 9, 	10, 11	 16 		 	100		ns
2/, 12/ Gate input to counter input + hold time (counter mode)	ThGI(C1)	T 			[9, 	10, 11	 17 	 	 	100		ns
2/ PCLK to counter output delay (timer mode)	TdPC(CO)	 - -			 9, 	10, 11	 18 		 		475	ns
2/ Counter input to counter output delay (counter mode)	TdCI(CO)	 			 9, 	10, 11	 19 	 	 		475	ns
$\frac{\overline{OS}}{4}$ to REQ + delay $\frac{2}{2}$	TdDS(REQ)	T 			 9, 	10, 11	! 1 	 	 	 	500	ns
OS + to WAIT + delay	TdDS(WAIT)	T 			 9, 	10, 11	2	 	 		500	ns
PCLK + to REQ + delay	TdPC(REQ)	T 			 9, 	10, 11	3 	 			300	ns
ee footnotes at end of	f table.				_							
			SIZE	CODE IDE	-	NO. E	WG NO.					
DEFENSE ELECTRONIC DAYTON.		NTER	A	1493	<u>ა</u>			8551	17			i

T 4	Secret 3						In - 6	Ţ	Limit	s		lle.
Test	Symbol	Condition			oup ogro		Refer- ence	\ 	01	0:		Uni
	<u> </u>	V _{CC} = 5.0 unless otherwi	√ V ±10%	1			j 	Min	Max	Min	Max	Γ
PCLK + to WAIT ↑ delay <u>2</u> /	Ţ	 C _L = 50 pF ±10 unless otherwi See figure 3			10,	11	4 4 	1	 	 	300 	ns
ACKIN + to REQ + delay 2/, 13/, 14/	! TdACK(REQ) 	 		 9, 	10,	11	5	 	 		3+2 +1000	
$\frac{ACKIN + to WAIT +}{delay}$	 Tdack(wait)] 		 9, 	10,	11	 6 		 	 	 10+ 600	ns
2/ Delay from DS ↑ to AS ↓ for no reset	 TdDSQ(AS) 	T 		 9, 	10,	11	1	15	 	 40 	 	ns
<u>Z/</u> Delay from AS ↑ to DS ↓ for no reset	i TdASQ(DS) 	Т 	-	9,	10,	11	2	30		50		ns
Minimu <u>m</u> width of AS and DS both low for reset <u>16</u> /	 Twres 	 	-	9, 	10,	11	3	170		250		ns
Any input rise time	 TrI 	Г ! !	-	 9, 	10,	11	1	 	100		100	ns
Any input fall time $\frac{2}{4}$	 TfI 			9,	10,	11	2		100		100	ns
1's catcher high width <u>2</u> /, <u>17</u> /	Twl's	T 		9,	10,	11	3	170		250		ns
Pattern match input valid (bit port) 2/	TwPM			9,	10,	11	4	 500 		750		ns
Data latched on pattern match setup time (bit port) 2/				9,	10,	11	5	0		0	 	ns
Data latched on pattern match hold time (bit port) 2/	ThPMD I	T) 	9,	10,	11	6	 650 	 	1000		ns
ee footnotes on next p	age.	 	<u> </u>			_ , _ <u>'</u>		·	<u> </u>	•	· · · · · · ·	
DEFENSE ELECTRONICS		TER A	1493		VО.	D	wg no.	8551	.7			
DAYTON,	UNIU		REV					PAG	E 11			

Test	Symbol	Conditions	Gro	oup /	—— А	 Refer-	T	Limit	_		 Uni
		-55°C < Tc < +125°C subgroups lence 0	-55°C < T _C < +125°C subgroups lence 01 V _{CC} = 5.0 V ±10%		subgroupsence		01	02		Ţ	
		unless otherwise specified	<u> </u>	Min Ma	Max	Min	Max				
I/O + to RFD/DAV high delay <u>2</u> /	TdIOr(DAV) 	 C _L = 50 pF ±10% unless otherwise specified See figure 3		10,	11	1	 	500] 	 500 	ns
$I/\overline{0}$ † to data float delay $\underline{2}/$	 TdIOr(DRZ) 	<u> </u> 	9,	10,	11	2	 	500 		500	l ns
I/O + to ACKIN + delay 18/	 TdIOr(ACK) 		 9, 	10,	11	 3 	 	 		! 	l ns
I/O + to RFD/DAV high delay <u>2</u> /	TdIOf(RFD)		9,	10,	11	4	1	500 	! 	 500 	 ns
$I/\overline{0} + \text{tc RFD}/\overline{\text{DAV}} + \text{delay} \qquad \underline{2}, \underline{19}/$	TdIOf(DAV) 	T 	9,	10,	11	 5 	3	 	3	 	l ns l
I/ 0 + to data bus driven 2/, 19/	 TdDO(10) 	T 	9,	10,	11	6	 2 		2		l ns

Guaranteed by characterization/design.

Guaranteed, if not tested.

Parameter does not apply to interrupt acknowledge transactions.
Float delay is measured to the time when the output has changed 0.5 V from steady state with minimum AC load and maximum DC load.

This is the delay from \overline{DS} + of one CIO access to \overline{DS} + of another CIO access.

Units equal to AS cycle + ns.

The delay is from DAV + for 3-wire input handshake. The delay is from DAC + for 3-wire output handshake. One additional AS cycle is required for ports in the single buffered mode.

The parameters for the devices in any particular daisy chain must meet the following constraint: the delay from \overline{AS} \uparrow to \overline{DS} \uparrow must be greater than the sum of TdAS(IEO) for the highest priority peripheral. TsIEI(DSA) for the lowest priority peripheral, and TdIEI(IEO) for each peripheral separating them in the chain.

This time can be extended through the use of the deskew timers.

Units equal to AS cycle.

PCLK is only used with the counter/timers (in timer mode), the deskew timers, and the REQUEST/WAIT logic. If these functions are not used, the PCLK input can be held low. These parameters must be met to guarantee the trigger or gate is valid for the next Π /

counter/timer cycle

The delay is from DAV + for the 3-wire input handshake. The delay is from DAC ↑ for the 3-wire 13/ output handshake.

Units equal to AS cycles + PCLK cycles + ns.

Units equal to PCLK cycles + ns.

Internal circuitry allows for the reset provided by the Z8 (DS held low while AS pulses) to be sufficient.

If the input is programmed inverting, a low-going pulse of the same width will be detected.


18/ Minimum delay is four AS cycles or one AS cycle after the corresponding IP is cleared, whichever is longer.


Units equal to AS cycles.


DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE A	14933	DWG NO. 85517		
		REV	PAGE 12		
DESC FORM 144A					


APR 83


Powered by ICminer.com Electronic-Library Service CopyRight 2003

































- 3.6.1 Screening. Screening shall be in accordance with method 5004, class B of MIL-STD-883 and 4.2 herein.
- 3.6.2 Qualification. Qualification inspection for the device types specified herein shall not be required.
- 3.6.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with MIL-M-38510 and 4.4 herein.
- 3.6.4 Burn-in test circuit documentation. The burn-in test circuit documentation shall be made available to the acquiring activity on request.
- 3.7 Manufacturer eligibility. To be eligible to supply microcircuits to this drawing, a manufacturer shall have manufacturer certification in accordance with MIL-M-38510 for at least one line and have part I listing on Qualified Products List QPL-38510 for at least one device type (not necessarily the one for which the acquisition of this drawing is to apply).
- 3.8 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply (see 6.9 and 6.10).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-M-38510 and method 5005 of MIL-STD-883, except as modified herein.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test (method 1015 of MIL-STD-883).
 - (1) Test condition A, B, C, or D.
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
 - c. The percent defective allowable (PDA) shall be as specified in MIL-M-38510.
- 4.3 Qualification inspection. Qualification inspection for the device types specified herein shall not be required.
- 4.4 Quality conformance inspection. Quality conformance inspection shall be in accordance with MIL-M-38510 and method 5005 of MIL-STD-883. Groups A and B inspections shall be performed on each inspection lot or as specified in method 5005 of MIL-STD-883. Groups C and D shall be performed on a periodic basis in accordance with MIL-M-38510. Generic test data (see 6.5) may be used to satisfy the requirements for groups C and D inspections. Manufacturers shall keep lot records for 5 years (minimum), monitor for compliance to the prescribed procedures, and observe that satisfactory manufacturing conditions and records on lots are maintained for these devices. The records, including an attributes summary of all screening and quality conformance inspections conducted on each lot shall be available for review by customers at all times.

DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A	14933	DWG NO. 85517	
DAYTON, OHIO		REV	PAGE	25

DESC FORM 144A

APR 83



MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1, 2, 3, 9
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 9, 10, 11**
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

- * PDA applies to subgroup 1 (see 4.2c).
- ** Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.
- 4.4.1 Group A inspection. Group A inspection shall consist of the test subgroups and LTPD values shown in table I of method 5005 of MIL-STD-883, class B, and as follows:
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 7, functional testing shall include verification of instruction set.
- 4.4.2 Group B inspection. Group B inspection shall consist of the test subgroups and LTPD values shown in table IIb of method 5005 of MIL-STD-883, class B.
- 4.4.3 Groups C and D inspections. Groups C and D inspections shall consist of the test subgroups and LTPD values shown in tables III and IV, method 5005 of MIL-STD-883, class B, and as follows:
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
 - (1) Test condition A, B, C, or D.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.
 - 5. PACKAGING
 - 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
 - 6. NOTES
- 6.1 Notes. Only the note "Reevaluation of lot quality" of the notes specified in MIL-M-38519 shall apply to this drawing.

	SIZE	CODE IDENT. NO.	DWG NO.	
DEFENSE ELECTRONICS SUPPLY CENTER	A	14933	85517	
DAYTON, OHIO		REV	PAGE	26

- 6.2 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. This drawing is intended exclusively to prevent the proliferation of unnecessary duplicate specifications, drawings, and stock catalog listings. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, this drawing will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
 - 6.3 Ordering data. The contract or purchase order should specify the following:
 - a. Complete part number (see 1.2).
 - b. Requirements for delivery of one copy of the quality conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
 - c. Requirements for certificate of compliance, if applicable.
 - d. Requirements for notification of change of product or process to the contracting activity, if applicable.
 - e. Requirements for special carriers, lead lengths, or lead forming, if applicable. These requirements shall not affect the part number. Unless otherwise specified, these requirements will not apply to direct shipment to the Government.
- 6.4 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.5 Generic test data. Generic test data may be used to satisfy the requirements of 4.4.3. Group C generic test data shall be on date codes no more than 1 year old and on a die in the same microcircuit group (see appendix E of MIL-M-38510) with the same material, design, and process and from the same plant as the die represented. Group D generic data shall be on date codes no more than 1 year old and on the same package type (terms, definitions, and symbols of MIL-M-38510) and from the same plant as the package represented. The vendor is required to retain the generic data for a period of not less than 5 years from the date of shipment.
- 6.6 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, OH 45444, or telephone 513-296-5375.
- 6.7 <u>Handling</u>. MOS devices must be handled with certain precautions to avoid damage due to accumulation of static charge. Input protection devices have been designed in the chip to minimize the effect of this static buildup. However, the following handling practices are recommended:
 - a. Devices should be handled on benches with conductive and grounded surfaces.
 - b. Ground test equipment, tools, and operator.
 - c. Do not handle devices by the leads.
 - d Store devices in conductive foam or carriers.
 - e. Avoid use of plastic, rubber, or silk in MOS areas.
 - f. Maintain relative humidity above 50 percent, if practical.

DEFENSE ELECTRONICS SUPPLY CENTER	SIZE	ze CODE IDENT. NO.		DWG NO. 85517		
DAYTON, OHIO			REV		PAGE	27

APR 83

6.8 Terms and definitions. The abbreviations, terms, symbols, and definitions used herein (including terms and symbols for device terminals) are defined in MIL-M-38510, MIL-STD-1331, and as follows:

 ${\rm AD_{0}-AD_{7}}$. Z-BUS address/data lines (bidirectional/3-state). These multiplexed address/data lines are used for transfers between the CPU and the device specified herein.

 $\overline{\text{AS}}^*$. Address strobe (input, active low). Addresses, $\overline{\text{INTACK}}$, and $\overline{\text{CS}}_0$ are sampled while $\overline{\text{AS}}$ is low.

 $\overline{\text{CS}_0}$ and CS_1 . Chip select 0 (input, active low) and chip select 1 (input, active high). $\overline{\text{CS}_0}$ and CS_1 must be low and high, respectively, in order to select a device. $\overline{\text{CS}_0}$ is latched by $\overline{\text{AS}}$.

 $\overline{\rm DS}\star$. Data strobe (input, active low). $\overline{\rm DS}$ provides timing for the transfer of data into or out of the device specified herein.

IEI. Interrupt enable in (input, active high). IEI is used with IEO to form an interrupt daisy chain when there is more than one interrupt-driven device. A high IEI indicates that no other higher priority device has an interrupt under service or is requesting an interrupt.

IEO. Interrupt enable out (output, active high). IEO is high only if IEI is high and the CPU is not servicing an interrupt from the requesting device or is not requesting an interrupt (interrupt acknowledge cycle only). IEO is connected to the next lower priority device's IEI input and thus inhibits interrupts from lower priority devices.

INT. Interrupt request (output, open-drain, active low). This signal is pulled low when the device requests an interrupt.

INTACK. Interrupt acknowledge (input, active low). This signal indicates to the device that an interrupt acknowledge cycle is in progress. INTACK is sampled while AS is low.

 PA_0 - PA_7 . Port A I/O lines (bidirectional, 3-state, or open-drain). These eight I/O lines transfer information between the device's port A and external devices.

 PB_0 - PB_7 . Port B I/O lines (bidirectional, 3-state, or open-drain). These eight I/O lines transfer information between the device's port B and external devices. May also be used to provide external access to counter/timers 1 and 2.

 $PC_0 - PC_3$. Port C I/O lines (bidirectional, 3-state, or open-drain). These four I/O lines are used to provide handshake, WAIT, and REQUEST lines for Ports A and B or to provide external access to counter/timer 3 or access to the device's Port C.

PCLK. (Input, TTL-compatible). This is a peripheral clock that may be, but is not necessarily, the CPU clock. It is used with timers and REQUEST/WAIT logic.

 R/\overline{W} . Read/write (input). R/\overline{W} indicates that the CPU is reading from (high) and writing to (low) the device.

*When $\overline{\text{AS}}$ and $\overline{\text{DS}}$ are detected low at the same time (normally an illegal condition), the device is reset.

DEFENSE ELECTRONICS SUPPLY CENTER	A 14933		DWG NO. 85517		
DAYTON, OHIO		REV	PAGE	28	

6.9 <u>Submission of certificate of compliance</u>. The certificate of compliance submitted to DESC-ECS, prior to listing as an approved source of supply in 6.10, shall state that the manufacturer's product meets the provisions for MIL-STD-883 compliant devices and the requirements herein.

6.10 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.8) has been submitted to DESC-ECS.

DESC drawing part number	Vendor FSCM number	Vendor similar part number 1/
8551701QX	56708	Z8036ACMB i
8551702QX	56708	Z8036CMB
8551701YX	56708	Z8036ALMB
8551702YX	56708	Z8036LMB

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor FSCM number

56708

Vendor name and address

Zilog, Incorporated 1315 Dell Avenue Campbell, CA 95008

DEFENSE ELECTRONICS SUPPLY CENTER	SIZE	14933	DWG NO. 85517	
DAYTON, OHIO		REV	PAGE	29