

# Agilent HMPP-389x Series MiniPak Surface Mount RF PIN Switch Diodes


**Data Sheet** 


## **Description/Applications**

These ultra-miniature products represent the blending of Agilent Technologies' proven semiconductor and the latest in leadless packaging technology.

The HMPP-389x series is optimized for switching applications where low resistance at low current and low capacitance are required. The MiniPak package offers reduced parasitics when compared to conventional leaded diodes, and lower thermal resistance.

Package Lead Code Identification (Top View)








Low junction capacitance of the PIN diode chip, combined with ultra low package parasitics, mean that these products may be used at frequencies which are higher than the upper limit for conventional PIN diodes.

Note that Agilent's manufacturing techniques assure that dice packaged in pairs are taken from adjacent sites on the wafer, assuring the highest degree of match.

### **Features**

- Surface mount MiniPak package
  - low height, 0.7 mm (0.028") max.
  - small footprint, 1.75 mm<sup>2</sup> (0.0028 inch<sup>2</sup>)
- Better thermal conductivity for higher power dissipation
- Single and dual versions
- Matched diodes for consistent performance
- Low capacitance
- · Low resistance at low current
- Low FIT (Failure in Time) rate\*
- Six-sigma quality level
- For more information, see the Surface Mount Schottky Reliability Data Sheet.

## Pin Connections and Package Marking



#### Notes:

- Package marking provides orientation and identification.
- 2. See "Electrical Specifications" for appropriate package marking.



# HMPP-389x Series Absolute Maximum Ratings [1], $T_{C}=25^{\circ}C$

Symbol	Parameter	Units	Value
I <sub>f</sub>	Forward Current (1 µs pulse)	Amp	1
P <sub>IV</sub>	Peak Inverse Voltage	V	100
T <sub>j</sub>	Junction Temperature	°C	150
T <sub>stg</sub>	Storage Temperature	°C	-65 to +150
$\theta_{jc}$	Thermal Resistance <sup>[2]</sup>	°C/W	150

## ESD WARNING: Handling Precautions Should Be Taken To Avoid Static Discharge.

### Notes:

- 1. Operation in excess of any one of these conditions may result in permanent damage to the
- 2.  $T_C = +25^{\circ}C$ , where  $T_C$  is defined to be the temperature at the package pins where contact is made to the circuit board.

# **Electrical Specifications,** $T_C = +25^{\circ}C$ , each diode

Part Number HMPP-	Package Marking Code	Lead Code	Configuration	Minimum Breakdown Voltage (V)	Maximum Series Resistance ( $\Omega$ )	Maximum Total Capacitance (pF)
3890	D	0	Single	50	2.5	0.30
3892	С	2	Anti-parallel			
3895	В	5	Parallel			
Test Condition	ıs			V <sub>R</sub> = V <sub>BR</sub> Measure I <sub>R</sub> ≤ 10 μA	I <sub>F</sub> = 5 mA f = 100 MHz	V <sub>R</sub> = 5 V f = 1 MHz

# Typical Parameters, $T_C = +25^{\circ}C$

Part Number HMPP-	Series Resistance $\mathbf{R_S}\left(\Omega\right)$	Carrier Lifetime $\tau$ (ns)	Total Capacitance C <sub>T</sub> (pF)	
389x	3.8	200	0.20 @ 5 V	
Test Conditions	I <sub>F</sub> = 1 mA f = 100 MHz	I <sub>F</sub> = 10 mA I <sub>R</sub> = 6 mA		





Figure 1. Total RF Resistance at 25°C vs. Forward Bias Current.



 $\label{eq:Figure 2. Capacitance vs. Reverse Voltage.}$ 




Figure 3. 2nd Harmonic Input Intercept Point vs. Forward Bias Current.




Figure 4. Typical Reverse Recovery Time vs. Reverse Voltage.




Figure 5. Forward Current vs. Forward Voltage.

# **Typical Applications**




Figure 6. Simple SPDT Switch Using Only Positive Bias.




Figure 7. High Isolation SPDT Switch Using Dual Bias.




Figure 8. Very High Isolation SPDT Switch, Dual Bias.

# Applications Information PIN Diodes

In RF and microwave networks, mechanical switches and attenuators are bulky, often unreliable, and difficult to manufacture. Switch ICs, while convenient to use and low in cost in small quantities, suffer from poor distortion performance and are not as cost effective as PIN diode switches and attenuators in very large quantities. For over 30 years, designers have looked to the PIN diode for high performance/low cost solutions to their switching and level control needs.

In the RF and microwave ranges, the switch serves the simple purpose which is implied by its name; it operates between one of two modes, ON or OFF. In the ON state, the switch is designed to have the least possible loss. In the OFF state, the switch must exhibit a very high loss (isolation) to the input signal, typically from 20 to 60 dB. The attenuator, however, serves a more complex function. It provides for the "soft" or controlled variation in the power level of a RF or microwave signal. At the same time as it attenuates the input signal to some predetermined value, it must also present a matched input impedance (low VSWR) to the source. Every microwave network which uses PIN diodes (phase shifter, modulator, etc.) is a variation on one of these two basic circuits.

One can see that the switch and the attenuator are quite different in their function, and will therefore often require different characteristics in their PIN diodes. These properties are easily controlled through the way in which a PIN diode is fabricated. See Figure 9.




Figure 9. PIN Diode Construction.

### **Diode Construction**

At Agilent Technologies, two basic methods of diode fabrication are used. In the case of bulk diodes, a wafer of very pure (intrinsic) silicon is heavily doped on the top and bottom faces to form P and N regions. The result is a diode with a very thick, very pure I region. The epitaxial layer (or EPI) diode starts as a wafer of heavily doped silicon (the P or N layer), onto which a thin I layer is grown. After the epitaxial growth, diffusion is used to add a heavily doped (N or P) layer on the top of the epi, creating a diode with a very thin I layer populated by a relatively large number of imperfections.

These two different methods of design result in two classes of diode with distinctly different characteristics, as shown in Table 1.

As we shall see in the following paragraphs, the bulk diode is almost always used for attenuator applications and sometimes as a switch, while the epi diode (such as the HMPP-3890) is generally used as a switching element.

## **Diode Lifetime and Its Implications**

The resistance of a PIN diode is controlled by the conductivity (or resistivity) of the I layer. This conductivity is controlled by the density of the cloud of carriers (charges) in the I layer (which is, in turn, controlled by the DC bias). Minority carrier lifetime, indicated by the Greek symbol  $\tau$ , is a

Table 1. Bulk and EPI Diode Characteristics.

Characteristic	EPI Diode	Bulk Diode	
Lifetime	Short	Long	
Distortion	High	Low	
Current Required	Low	High	
I Region Thickness	Very Thin	Thick	

measure of the time it takes for the charge stored in the I layer to decay, when forward bias is replaced with reverse bias, to some predetermined value. This lifetime can be short (35 to 200 nsec. for epitaxial diodes) or it can be relatively long (400 to 3000 nsec. for bulk diodes). Lifetime has a strong influence over a number of PIN diode parameters, among which are distortion and basic diode behavior.

To study the effect of lifetime on diode behavior, we first define a cutoff frequency  $f_{\rm C}$  = 1/τ. For short lifetime diodes, this cutoff frequency can be as high as 30 MHz while for our longer lifetime diodes  $f_C \cong 400$  KHz. At frequencies which are ten times f<sub>C</sub> (or more), a PIN diode does indeed act like a current controlled variable resistor. At frequencies which are one tenth (or less) of  $f_C$ , a PIN diode acts like an ordinary PN junction diode. Finally, at  $0.1f_C \le f \le 10f_C$ , the behavior of the diode is very complex. Suffice it to mention that in this frequency range, the diode can exhibit very strong capacitive or inductive reactance—it will not behave at all like a resistor. However, at zero bias or under heavy forward bias, all PIN diodes demonstrate very high or very low impedance (respectively) no matter what their lifetime is.

### **Diode Resistance vs. Forward Bias**

If we look at the typical curves for resistance vs. forward current for bulk and epi diodes (see Figure 10), we see that they are very different. Of course, these curves apply only at frequencies >  $10~\rm f_C$ . One can see that the curve of resistance vs. bias current for the bulk diode is much higher than that for the epi (switching) diode.

Thus, for a given current and junction capacitance, the epi diode will always have a lower resistance than the bulk diode. The thin epi diode, with its physically small I region, can easily be saturated (taken to the point of minimum resistance) with very little current compared to the much larger bulk diode. While an epi diode is well saturated at currents around 10 mA, the bulk diode may require upwards of 100 mA or more. Moreover, epi diodes can achieve reasonable values of resistance at currents of 1 mA or less, making them ideal for battery operated applications. Having compared the two basic types of PIN diode, we will now focus on the HMPP-3890 epi diode.

Given a thin epitaxial I region, the diode designer can trade off the device's total resistance  $(R_{\rm S}+R_{\rm j})$  and junction capacitance  $(C_{\rm j})$  by varying the diameter of the contact and I region. The HMPP-3890 was designed with the 930 MHz cellular and RFID, the 1.8 GHz PCS and 2.45 GHz RFID markets in mind. Combining the low resistance shown in Figure 10 with a typical total capacitance of 0.27 pF, it forms the basis for high performance, low cost switching networks.






Figure 10. Resistance vs, Forward Bias.

### **Linear Equivalent Circuit**

In order to predict the performance of the HMPP-3890 as a switch, it is necessary to construct a model which can then be used in one of the several linear analysis programs presently on the market. Such a model is given in Figure 11, where  $R_S + R_i$  is given in Figure 1 and C<sub>i</sub> is provided in Figure 2. Careful examination of Figure 11 will reveal the fact that the package parasitics (inductance and capacitance) are much lower for the MiniPak than they are for leaded plastic packages such as the SOT-23, SOT-323 or others. This will permit the HMPP-389x family to be used at higher frequencies than its conventional leaded counterparts.



Single diode package (HMPP-3890)



Anti-parallel diode package (HMPP-3892)




Figure 11. Linear Equivalent Circuit of the MiniPak PIN Diode.

### **Assembly Information**

The MiniPak diode is mounted to the PCB or microstrip board using the pad pattern shown in Figure 12.




Figure 12. PCB Pad Layout, MiniPak (dimensions in mm).

This mounting pad pattern is satisfactory for most applications. However, there are applications where a high degree of isolation is required between one diode and the other is required. For such applications, the mounting pad pattern of Figure 13 is recommended.




Figure 13. PCB Pad Layout, High Isolation MiniPak (dimensions in mm).

This pattern uses four via holes, connecting the crossed ground strip pattern to the ground plane of the board.

### **SMT** Assembly

Reliable assembly of surface mount components is a complex process that involves many material, process, and equipment factors, including: method of heating (e.g., IR or vapor phase reflow, wave soldering, etc.) circuit board material, conductor thickness and pattern, type of solder alloy, and the thermal conductivity and thermal mass of components. Components with a low mass, such as the MiniPak package, will reach solder reflow temperatures faster than those with a greater mass.

Agilent's diodes have been qualified to the time-temperature profile shown in Figure 14. This profile is representative of an IR reflow type of surface mount assembly process.

After ramping up from room temperature, the circuit board with components attached to it (held in place with solder paste) passes through one or more preheat zones. The preheat zones increase the temperature of the board and components to prevent thermal shock and begin evaporating solvents from the solder paste. The reflow zone briefly elevates the temperature sufficiently to produce a reflow of the solder.

The rates of change of temperature for the ramp-up and cooldown zones are chosen to be low enough to not cause deformation of the board or damage to components due to thermal shock. The maximum temperature in the reflow zone ( $T_{\rm MAX}$ ) should not exceed 255°C.

These parameters are typical for a surface mount assembly process for Agilent diodes. As a general guideline, the circuit board and components should be exposed only to the minimum temperatures and times necessary to achieve a uniform reflow of solder.






Figure 14. Surface Mount Assembly Temperature Profile.

# **MiniPak Outline Drawing**





Side view



**Bottom view** 


### **Device Orientation**





Note: "AA" represents package marking code. Package marking is right side up with carrier tape perforations at top. Conforms to Electronic Industries RS-481, "Taping of Surface Mounted Components for Automated Placement." Standard quantity is 3,000 devices per reel.

# Tape Dimensions and Product Orientation For Outline 4T (MiniPak 1412)



	DESCRIPTION	SYMBOL	SIZE (mm)	SIZE (INCHES)
CAVITY	LENGTH	A <sub>0</sub>	$1.40 \pm 0.05$	$0.055 \pm 0.002$
	WIDTH	B <sub>0</sub>	$1.63 \pm 0.05$	$\textbf{0.064} \pm \textbf{0.002}$
	DEPTH	κ <sub>0</sub>	$0.80 \pm 0.05$	$0.031 \pm 0.002$
	PITCH	P	$4.00 \pm 0.10$	$0.157 \pm 0.004$
	BOTTOM HOLE DIAMETER	D <sub>1</sub>	$0.80 \pm 0.05$	$0.031 \pm 0.002$
PERFORATION	DIAMETER	D	1.50 ± 0.10	0.060 ± 0.004
	PITCH	P <sub>0</sub>	4.00 ± 0.10	$0.157 \pm 0.004$
	POSITION	E	1.75 ± 0.10	$\textbf{0.069} \pm \textbf{0.004}$
CARRIER TAPE	WIDTH	w	8.00 + 0.30 - 0.10	0.315 + 0.012 - 0.004
	THICKNESS	t <sub>1</sub>	$0.254 \pm 0.02$	$0.010 \pm 0.001$
COVER TAPE	WIDTH	С	5.40 ± 0.10	0.213 ± 0.004
	TAPE THICKNESS	Tt	$0.062 \pm 0.001$	$\textbf{0.002} \pm \textbf{0.00004}$
DISTANCE	CAVITY TO PERFORATION (WIDTH DIRECTION)	F	3.50 ± 0.05	0.138 ± 0.002
	CAVITY TO PERFORATION (LENGTH DIRECTION)	P <sub>2</sub>	2.00 ± 0.05	$0.079 \pm 0.002$

www.semiconductor.agilent.com

Data subject to change. Copyright © 2001 Agilent Technologies, Inc. January 22, 2001 5988-1553EN

