32-bit Proprietary Microcontroller cmos

FR60Lite MB91260B Series

MB91263B/MB91264B/MB91F264B

■ DESCRIPTION


The MB91260B series is a 32-bit RISC microcontroller designed by Fujitsu for embedded control applications which require high-speed processing.

The CPU is used the FR family and the compatibility of FR60Lite.

■ FEATURES

- FR60Lite CPU
 - 32-bit RISC, load/store architecture with a five-stage pipeline
 - Maximum operating frequency: 33 MHz (oscillation frequency 4.192 MHz, oscillation frequency 8-multiplier (PLL clock multiplication method)
 - 16-bit fixed length instructions (basic instructions)
 - Execution speed of instructions : 1 instruction per cycle
 - Memory-to-memory transfer, bit handling, barrel shift instructions, etc. : Instructions suitable for embedded applications
 - Function entry/exit instructions, multiple-register load/store instructions : Instructions adapted for C-language (Continued)

■ PACKAGES





(Continued)

- · Register interlock function : Facilitates coding in assembler.
- Built-in multiplier with instruction-level support
 - 32 bit multiplication with sign: 5 cycles
 - 16 bit multiplication with sign: 3 cycles
- Interrupt (PC, PS save) : 6 cycles, 16 priority levels
- · Harvard architecture allowing program access and data access to be executed simultaneously
- FR family instruction compatible
- Internal peripheral functions
 - · Capacity of internal ROM and ROM type

MASK ROM : 128 Kbytes (MB91263B)/256 Kbytes (MB91264B)

FLASH ROM: 256 Kbytes (MB91F264B)

- · Capacity of internal RAM: 8 Kbytes
- A/D converter (sequential comparison type)
- Resolution : 10 bits : 2 channels × 2 units, 8 channels × 1 unit
- Conversion time : 1.2 μs (Minimum conversion time system clock at 33 MHz)
 - 1.35 μs (Minimum conversion time system clock at 20 MHz)
- External interrupt input : 10 channels
- Bit search module (for REALOS)

Function for searching the MSB in each word for the first 1-to-0 inverted bit position

• UART (Full-duplex double buffer): 3 channels

Selectable parity On/Off

Asynchronous (start-stop synchronized) or clock-synchronous communications selectable

Internal timer for dedicated baud rate (U-Timer) on each channel

External clock can be used as transfer clock

Error detection function for parity, frame and overrun errors

- 8/16-bit PPG timer: 16 channels (at 8-bit) / 8 channels (at 16-bit)
- 16-bit reload timer: 3 channels (with cascade mode, without output of reload timer 0)
- 16-bit free-run timer: 1 channel
- 16-bit PWC timer: 2 channels
- Input capture: 4 channels (interface with free-run timer)
- Output compare: 6 channels (interface with free-run timer)
- Waveform generator

Various waveforms which are generated by using output compare, 16-bit PPG timer 0 and 16-bit dead timer

• MAC

RAM : instruction RAM 256×16 -bit XRAM 64×16 -bit YRAM 64×16 -bit

Execution of 1 cycle product addition (16-bit \times 16-bit + 40 bits) Operation results are extracted rounded from 40 to 16 bits

DMAC (DMA Controller) : 5 channels


Operation of transfer and activation by internal peripheral interrupts and software


- Watchdog timer
- Low Power Consumption Mode

Sleep/stop function

- Other
 - Package : QFP-100, LQFP-100
 Technology : CMOS 0.35 μm
 - Power supply: 1-power supply [Vcc = 4.0 V to 5.5 V]

■ PIN ASSIGNMENT





■ PIN DESCRIPTION

Pin	no.	D:	Circuit	Description		
QFP	LQFP	Pin name	type	Description		
1	99	SIN1	D	UART1 data input pin. Since this input is used as required when UART1 is performing input operation, the port output must remain off unless used intentionally.		
		P23		General-purpose I/O port. This port is enabled when UART1 data input is disabled.		
2	100	SOT1	D	UART1 data output pin. This function is enabled when UART1 data output is enabled.		
2	100	P24	ם	General-purpose I/O port. This function is enabled when UART1 data output is disabled.		
3	1	SCK1	D	UART1 clock input/output pin. This function is enabled when UART1 clock output is enabled.		
3	· ·	P25	ט	General-purpose I/O port. This function is enabled when UART1 clock output is disabled.		
4	2	INT6	E	External interrupt input pin. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless used intentionally.		
		P26		General-purpose I/O port. This function is enabled when external interrupt input is disabled.		
5	3	INT7	E	External interrupt input pin. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless used intentionally.		
		P27		General-purpose I/O port. This function is enabled when external interrupt input is disabled.		
6	4	P50	С	General-purpose I/O port. This port is enabled in single-chip mode.		
7	5	TINO	C	Reload timer 0 external trigger input pin. Since this input is used as required when trigger input is enabled, the port output must remain off unless used intentionally.		
		P51		General-purpose I/O port. This function is enabled when reload timer 0 external clock input is disabled.		
8	6	TIN1	С	Reload timer 1 external trigger input pin. Since this input is used as required when trigger input is enabled, the port output must remain off unless used intentionally.		
		P52		General-purpose I/O port. This function is enabled when reload timer 1 external clock input is disabled.		
9	7	TIN2	С	Reload timer 2 external trigger input pin. Since this input is used as required when trigger input is enabled, the port output must remain off unless used intentionally.		
	·	P53		General-purpose I/O port. This function is enabled when reload timer 2 external clock input is disabled.		

Pin	no.	D :	Circuit	2		
QFP	LQFP	Pin name	type	Description		
10	8	INT0	E	External interrupt input pin. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless used intentionally.		
		P54		General-purpose I/O port. This function is enabled when external interrupt input is disabled.		
11	9	INT1	E	External interrupt input pin. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless used intentionally.		
		P55		General-purpose I/O port. This function is enabled when external interrupt input is disabled.		
12	10	INT2	E	External interrupt input pin. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless used intentionally.		
		P56		General-purpose I/O port. This function is enabled when external interrupt input is disabled.		
13	11	INT3	E	External interrupt input pin. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless used intentionally.		
		P57		General-purpose I/O port. This function is enabled when external interrupt input is disabled.		
		CKI	E	Free-running timer external clock input pin. Since this input is used as required when selected as the external clock input for the free-running timer, the port output must remain off unless used intentionally.		
14	12	INT4		External interrupt input pin. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless used intentionally.		
		PG0		General-purpose I/O port. This port is enabled when free-running timer external clock input and external interrupt input are disabled.		
		PPG0		PPG timer 0 output pin. This function is enabled when PPG timer 0 output is enabled.		
15	13	INT5	E	External interrupt input pin. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless used intentionally.		
		PG1		General-purpose I/O port. This port is enabled when PPG timer 0 output and external interrupt input are disabled.		
16	14	PG2	С	General-purpose I/O port.		
20	18	SIN2	D	UART2 data input pin. Since this input is used as required when UART2 is performing input operation, the port output must remain off unless used intentionally.		
		PG3		General-purpose I/O port. This port is enabled when UART2 data input is disabled.		

Pin no.		D:	Circuit	De conintia n		
QFP	LQFP	Pin name	type	Description		
21	19	SOT2	D	UART2 data output pin. This function is enabled when UART2 data output is enabled.		
۷۱	19	PG4	ט	General-purpose I/O port. This port is enabled when UART2 data output is disabled.		
22	20	SCK2	D	UART2 clock input/output pin. This function is enabled when UART2 clock output is enabled.		
22	20	PG5	D	General-purpose I/O port. This function is enabled when UART2 clock output is disabled.		
23	21	P40	С	General-purpose I/O port.		
24	22	P41	С	General-purpose I/O port.		
25	23	P42	С	General-purpose I/O port.		
26	24	P43	С	General-purpose I/O port.		
27	25	P44	С	General-purpose I/O port.		
28	26	P45	С	General-purpose I/O port.		
29	27	P46	С	General-purpose I/O port.		
30	28	P47	С	General-purpose I/O port.		
31	29	AN11	D	A/D converter analog input pin. This function is enabled when the AICR2 register specifies analog input.		
31	29	PE1	9	General-purpose I/O port. This function is enabled when analog input is disabled.		
32	30	AN10	0	A/D converter analog input pin. This function is enabled when the AICR2 register specifies analog input.		
32	30	PE0	G	General-purpose I/O port. This function is enabled when analog input is disabled.		
38	36	AN9	G	A/D converter analog input pin. This function is enabled when the AICR1 register specifies analog input.		
30	30	PD1	9	General-purpose I/O port. This function is enabled when analog input is disabled.		
39	37	AN8	G	A/D converter analog input pin. This function is enabled when the AICR1 register specifies analog input.		
38	31	PD0	G	General-purpose I/O port. This function is enabled when analog input is disabled.		
41	39	AN7	G	A/D converter analog input pin. This function is enabled when the AICR0 register specifies analog input.		
41	38	PC7	G	General-purpose I/O port. This function is enabled when analog input is disabled.		

Pin	no.	D :	Circuit	Description		
QFP	LQFP	Pin name	type			
42	40	AN6	G	A/D converter analog input pin. This function is enabled when the AICR0 register specifies analog input.		
42	40	PC6	9	General-purpose I/O port. This function is enabled when analog input is disabled.		
43	41	AN5	G	A/D converter analog input pin. This function is enabled when the AICR0 register specifies analog input.		
43	71	PC5)	General-purpose I/O port. This function is enabled when analog input is disabled.		
44	42	AN4	G	A/D converter analog input pin. This function is enabled when the AICR0 register specifies analog input.		
44	42	PC4	9	General-purpose I/O port. This function is enabled when analog input is disabled.		
45	43	AN3	G	A/D converter analog input pin. This function is enabled when the AICR0 register specifies analog input.		
43	45	PC3	G	General-purpose I/O port. This function is enabled when analog input is disabled.		
46	44	AN2	G	A/D converter analog input pin. This function is enabled when the AICR0 register specifies analog input.		
40	7-7	PC2		General-purpose I/O port. This function is enabled when analog input is disabled.		
47	45	AN1	G	A/D converter analog input pin. This function is enabled when the AICR0 register specifies analog input.		
47	45	PC1		General-purpose I/O port. This function is enabled when analog input is disabled.		
48	46	AN0		A/D converter analog input pin. This function is enabled when the AICR0 register specifies analog input.		
40	40	PC0	G	General-purpose I/O port. This function is enabled when analog input is disabled.		
51	49	RTO0	J	Multifunction timer waveform generator output pin. This pin outputs a specified waveform to the waveform generator. The waveform output is enabled when waveform generator output is enabled.		
		P30		General-purpose I/O port. This function is enabled when waveform generator output is disabled.		
52	50	RTO1	J	Multifunction timer waveform generator output pin. This pin outputs a specified waveform to the waveform generator. The waveform output is enabled when waveform generator output is enabled.		
			P31		General-purpose I/O port. This function is enabled when waveform generator output is disabled.	

Pin	no.	Din nome	Circuit	Description				
QFP	LQFP	Pin name	type	Description				
53	51	RTO2	J	Multifunction timer waveform generator output pin. This pin outputs a specified waveform to the waveform generator. The waveform output is enabled when waveform generator output is enabled.				
		P32		General-purpose I/O port. This function is enabled when waveform generator output is disabled.				
54	52	RTO3	J	Multifunction timer waveform generator output pin. This pin outputs a specified waveform to the waveform generator. The waveform output is enabled when waveform generator output is enabled.				
		P33		General-purpose I/O port. This function is enabled when waveform generator output is disabled.				
55	53	RTO4	J	Multifunction timer waveform generator output pin. This pin outputs a specified waveform to the waveform generator. The waveform output is enabled when waveform generator output is enabled.				
		P34		General-purpose I/O port. This function is enabled when waveform generator output is disabled.				
56	54	RTO5	J	Multifunction timer waveform generator output pin. This pin outputs a specified waveform to the waveform generator. The waveform output is enabled when waveform generator output is enabled.				
		P35		General-purpose I/O port. This function is enabled when waveform generator output is disabled.				
57	55	IC0	IC0 D	Input capture 0 trigger input pin. The trigger can be input when the input capture trigger input and input port are set. Since this input is used as required when selected as the input capture input, the port output must remain off unless used intentionally.				
		P36		General-purpose I/O port. This function is enabled when input capture trigger input is disabled.				
58	56	56	IC1	IC1	D	Input capture 1 trigger input pin. The trigger can be input when the input capture trigger input and input port are set. Since this input is used as required when selected as the input capture input, the port output must remain off unless used intentionally.		
		P37		General-purpose I/O port. This function is enabled when input capture trigger input is disabled.				
59	57	IC2	D	Input capture 2 trigger input pin. The trigger can be input when the input capture trigger input and input port are set. Since this input is used as required when selected as the input capture input, the port output must remain off unless used intentionally.				
		P60		General-purpose I/O port. This function is enabled when input capture trigger input is disabled.				

Pin	no.	D :	Circuit	Description			
QFP	LQFP	Pin name	type	Description			
60	58	IC3	D	Input capture 3 trigger input pin. The trigger can be input when the input capture trigger input and input port are set. Since this input is used as required when selected as the input capture input, the port output must remain off unless used intentionally.			
		P61		General-purpose I/O port. This function is enabled when input capture trigger input is disabled.			
61	59	INT8	E	External interrupt input pin. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless used intentionally.			
		P62		General-purpose I/O port. This function is enabled when external interrupt input is disabled.			
62	60	INT9	E	External interrupt input pin. Since this input is used as required when the corresponding external interrupt is enabled, the port output must remain off unless used intentionally.			
		P63		General-purpose I/O port. This function is enabled when external interrupt input is disabled.			
63	61	TOT1	C	Reload timer 1 output pin. This function is enabled when reload timer output is enabled.			
03	01	P70		General-purpose I/O port. This function is enabled when reload timer output is disabled.			
64	62	TOT2	- C	Reload timer 2 output pin. This function is enabled when reload timer output is enabled.			
04	02	P71		General-purpose I/O port. This function is enabled when reload timer output is disabled.			
65	63	DTTI	D	Input signal for controlling multifunction timer waveform generator output pins RTO0 to RTO5. This function is enabled when DTTI input is enabled.			
05	03	P72	Б	General-purpose I/O port. This function is enabled when DTTI input is disabled.			
66	64	PWI0	D	PWC timer 0 pulse width counter input pin. This function is enabled when PWC timer 0 pulse width counter input is enabled.			
00	04	P73	Б	General-purpose I/O port. This function is enabled when PWC timer 0 pulse width counter input is disabled.			
69	67	PWI1	D	PWC timer 1 pulse width counter input pin. This function is enabled when PWC timer 1 pulse width counter input is enabled.			
	07	P74	<u> </u>	General-purpose I/O port. This function is enabled when PWC timer 1 pulse width counter input is disabled.			
70	68	ADTG0	С	A/D converter 0 external trigger input pin. Since this input is used as required when selected as the A/D converter trigger source, the port output must remain off unless used intentionally.			
		P75		General-purpose I/O port. This function is enabled when A/D converter 0 external trigger input is disabled.			

Pin	no.	Pin name	Circuit	Description			
QFP	LQFP		type				
71	69	ADTG1	С	A/D converter 1 external trigger input pin. Since this input is used as required when selected as the A/D converter trigger source, the port output must remain off unless used intentionally.			
		P76		General-purpose I/O port. This function is enabled when A/D converter 1 external trigger input is disabled.			
72	70	ADTG2	С	A/D converter 2 external trigger input pin. Since this input is used as required when selected as the A/D converter trigger source, the port output must remain off unless used intentionally.			
		P77		General-purpose I/O port. This function is enabled when A/D converter 2 external trigger input is disabled.			
73	71	NMI	Н	NMI (Non Maskable Interrupt) input pin.			
74	72	MD2	K	Mode pin 2. The setting of this pin determines the basic operation mode. Connect the pin to Vcc or Vss.			
75	73	MD1	К	Mode pin 1. The setting of this pin determines the basic operation mode. Connect the pin to Vcc or Vss.			
76	74	MD0	К	Mode pin 0. The setting of this pin determines the basic operation mode. Connect the pin to Vcc or Vss.			
77	75	ĪNIT	I	I External reset input pin.			
70	70	PPG1		PPG timer 1 output pin. This function is enabled when PPG timer 1 output is enabled.			
78	76	P00	С	General-purpose I/O port. This function is enabled when PPG timer 1 output is disabled.			
70	77	PPG2	с	PPG timer 2 output pin. This function is enabled when PPG timer 2 output is enabled.			
79	77	P01		General-purpose I/O port. This function is enabled when PPG timer 2 output is disabled.			
80	78	PPG3	С	PPG timer 3 output pin. This function is enabled when PPG timer 3 output is enabled.			
60	70	P02	C	General-purpose I/O port. This function is enabled when PPG timer 3 output is disabled.			
01	70	PPG4	C	PPG timer 4 output pin. This function is enabled when PPG timer 4 output is enabled.			
81	79	P03	С	General-purpose I/O port. This function is enabled when PPG timer 4 output is disabled.			
92	90	PPG5	C	PPG timer 5 output pin. This function is enabled when PPG timer 5 output is enabled.			
82	80	P04	C	General-purpose I/O port. This function is enabled when PPG timer 5 output is disabled.			

Pin	no.		Circuit	Description		
QFP	LQFP	Pin name	type			
83	81	PPG6	С	PPG timer 6 output pin. This function is enabled when PPG timer 6 output is enabled.		
03	01	P05	C	General-purpose I/O port. This function is enabled when PPG timer 6 output is disabled.		
84	82	PPG7	С	PPG timer 7 output pin. This function is enabled when PPG timer 7 output is enabled.		
04	02	P06	<u> </u>	General-purpose I/O port. This function is enabled when PPG timer 7 output is disabled.		
85	83	PPG8	С	PPG timer 8 output pin. This function is enabled when PPG timer 8 output is enabled.		
03	00	P07	O	General-purpose I/O port. This function is enabled when PPG timer 8 output is disabled.		
86	84	PPG9	С	PPG timer 9 output pin. This function is enabled when PPG timer 9 output is enabled.		
00	04	P10	O	General-purpose I/O port. This function is enabled when PPG timer 9 output is disabled.		
87	85	PPG10	С	PPG timer 10 output pin. This function is enabled when PPG timer 10 output is enabled.		
	05	P11	O	General-purpose I/O port. This function is enabled when PPG timer 10 output is disabled.		
88	86	PPG11	С	PPG timer 11 output pin. This function is enabled when PPG timer 11 output is enabled.		
00	80	P12	C	General-purpose I/O port. This function is enabled when PPG timer 11 output is disabled.		
89	87	PPG12	С	PPG timer 12 output pin. This function is enabled when PPG timer 12 output is enabled.		
09	07	P13	C	General-purpose I/O port. This function is enabled when PPG timer 12 output is disabled.		
90	88	PPG13	С	PPG timer 13 output pin. This function is enabled when PPG timer 13 output is enabled.		
30	00	P14		General-purpose I/O port. This function is enabled when PPG timer 13 output is disabled.		
91	89	PPG14	С	PPG timer 14 output pin. This function is enabled when PPG timer 14 output is enabled.		
91	09	P15		General-purpose I/O port. This function is enabled when PPG timer 14 output is disabled.		
94	92	X1	Α	Clock (oscillation) output pin.		
95	93	X0	Α	Clock (oscillation) input pin.		


(Continued)


Pin	no.	Din nama	Circuit	Description		
QFP	LQFP	Pin name	type	Description		
96	94	PPG15	C	PPG timer 15 output pin. This function is enabled when PPG timer 15 output is enabled.		
30	34	P16	С	General-purpose I/O port. This function is enabled when PPG timer 15 output is disabled.		
97	95	P17	С	General-purpose I/O port.		
98	96	SIN0	D	UART0 data input pin. Since this input is used as required when UART0 is performing input operation, the port output must remain off unless used intentionally.		
		P20		General-purpose I/O port. This port is enabled when UART0 data input is disabled.		
99	97	SOT0	D	UART0 data output pin. This function is enabled when UART0 data output is enabled.		
33	31	P21	D	General-purpose I/O port. This port is enabled when UART0 data output is disabled.		
100	98	SCK0	D	UART0 clock input/output pin. This function is enabled when UART0 clock output is enabled.		
100	98	P22	נ	General-purpose I/O port. This function is enabled when UART0 clock output is disabled.		


• Power supply and GND pins

Pin	no.	Pin name	Description	
QFP	LQFP	Pili liaille		
18, 50, 68, 93	16, 48, 66, 91	Vss	GND pins. Use all of these pins at equal potential.	
17, 49, 67, 92	15, 47, 65, 90	Vcc	Power-supply pins. Use all of these pins at equal potential.	
35	33	AVcc	Analog power-supply pin for A/D converter	
33	31	AVRH2	Analog reference power-supply pin for A/D converter 2	
36	34	AVRH1	Analog reference power-supply pin for A/D converter 1	
40	38	AVRH0	Analog reference power-supply pin for A/D converter 0	
37	35	AVss	Analog GND pin for A/D converter	
19	17	С	Capacitor coupling pin for internal regulator	
34	32	ACC	Analog capacitor coupling pin	

■ I/O CIRCUIT TYPE







■ HANDLING DEVICES

Preventing Latch-up

Latch-up may occur in a CMOS IC if a voltage greater than Vcc or less than Vss is applied to an input or output pin or if an above-rating voltage is applied between Vcc and Vss.

A latch-up, if it occurs, significantly increases the power supply current and may cause thermal destruction of an element. When you use a CMOS IC, be very careful not to exceed the absolute maximum rating.

Treatment of Unused Pins

Do not leave an unused input pin open, since it may cause a malfunction. Handle by, for example, using a pull-up or pull-down resistor.

About Power Supply Pins

In products with multiple Vcc or Vss pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μ F between Vcc and Vss near this device.

About Crystal Oscillator Circuit

Noise near the X0, X1, X0A and X1A pins may cause the device to malfunction. Design the printed circuit board so that X0, X1, X0A and X1A the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0, X1, X0A and X1A pins surrounded by ground plane because stable operation can be expected with such a layout.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

About Mode Pins (MD0 to MD2)

These pins should be connected directly to Vcc or Vss.

To prevent the device erroneously switching to test mode due to noise, design the printed circuit board such that the distance between the mode pins and Vcc or Vss is as short as possible and the connection impedance is low.

Operation at Start-up

Be sure to execute setting initialized reset (INIT) with INIT pin immediately after start-up.

Also, in order to provide the oscillation stabilization wait time for the oscillation circuit immediately after start-up, hold the "L" level input to the $\overline{\text{INIT}}$ pin for the required stabilization wait time. (For INIT via the $\overline{\text{INIT}}$ pin, the oscillation stabilization wait time setting is initialized to the minimum value) .

About Oscillation Input at Power On

When turning the power on, maintain clock input until the device is released from the oscillation stabilization wait state.

Caution operation during PLL clock mode


Even if the oscillator comes off or the clock input stops with the PLL clock selected for this device, the device may continue to operate at the free-run frequency of the PLL's internal self-oscillating oscillator circuit.

Performance of this operation, however, cannot be guaranteed.

External clock


When external clock is selected, the opposite phase clock to X0 pin must be supplied to X1 pin simultaneously. If the STOP mode (oscillation stop mode) is used simultaneously, the X1 pin is stopped with the "H" output. So, when STOP mode is specified, approximately 1 $k\Omega$ of resistance should be added externally to avoid the conflict of output.

The following figure shows using an external clock.




C pin

A bypass capacitor of approximately 0.1 μ F should be connected the C pin for built-in regulator.



ACC pin

A capacitor should be inserted between the ACC pin and the AVcc pin as this product has built-in regulator for A/D converter.



Clock Control Block

Input the "L" signal to the INIT pin to assure the clock oscillation stabilization wait time.

Switch Shared Port Function

To switch between the use as a port and the use as a dedicated pin, use the port function register (PFR).

Low Power Consumption Mode

To enter the standby mode, use the synchronous standby mode (set with the SYNCS bit as bit 8 in the TBCR : timebase counter control register) and be sure to use the following sequence

(LDI #value_of_standby, R0) : Value_of standby is write data to STCR.

(LDI #_STCR, R12) : _STCR is address (481H) of STCR.

STB R0, @R12 : Writing to standby control register (STCR)

LDUB @R12, R0 : STCR read for synchronous standby

LDUB @R12, R0 : Dummy re-read of STCR

NOP : NOP \times 5 for arrangement of timing

NOP NOP

NOP

In addition, please set I flag, ILM, and ICR to diverge to the interruption handler that is the return factor after the standby returns.

- •Please do not do the following when the monitor debugger is used.
- Break point setting for above instruction lines
- Step execution for above instruction lines

Notes on the PS register

As the PS register is processed by some instructions in advance, exception handling below may cause the interrupt handling routine to break when the debugger is used or the display contents of flags in the PS register to be updated.

As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event, it performs operations before and after the EIT as specified in either case.

- The following operations may be performed when the instruction immediately followed by a DIVOU/DIVOS
 instruction is (a) acceptance of a user interrupt, (b) single-stepped, or (c) breaks in response to a data event
 or emulator menu:
 - 1) The D0 and D1 flags are updated in advance.
 - 2) An EIT handling routine (user interrupt or emulator) is executed.
 - 3) Upon returning from the EIT, the DIVOU/DIVOS instruction is executed, and the D0 and D1 flags are updated to the same values as in 1).
- The following operations are performed when the ORCCR/STILM/MOVRi and PS instructions are executed to allow the interrupt.

- 1) The PS register is updated in advance.
- 2) An EIT handling routine (user interrupt) is executed.
- 3) Upon returning from the EIT, the above instructions are executed, and the PS register is updated to the same value as in 1).

Watchdog Timer

The watchdog timer built in this model monitors a program that it defers a reset within a certain period of time. The watchdog timer resets the CPU if the program runs out of controls, preventing the reset defer function from being executed. Once the function of the watchdog timer is enabled, therefore, the watchdog timer keeps on operating programs until it resets the CPU.

As an exception, the watchdog timer defers a reset automatically under the condition in which the CPU stops program execution.

For those conditions to which this exception applies, see the function description of watchdog timer.

■ NOTE ON DEBUGGER

Step execution of RETI command

If an interrupt occurs frequently during step execution, the corresponding interrupt handling routine is executed repeatedly after step execution.

This will prevent the main routine and low-interrupt-level programs from being executed.

Do not execute step of RETI instruction for escape.

Disable the corresponding interrupt and execute debugger when the corresponding interrupt handling routine no longer needs debugging.

Operand break

Do not apply a data event break to access to the area containing the address of a system stack pointer.

Execution in an unused area of FLASH memory

Accidentally executing an instruction in an unused area of FLASH memory (with data placed at 0XFFFF_H) prevents breaks from being accepted.

To prevent this, the code event address mask function of the debugger should be used to cause a break when accessing an instruction in an unused area.

• Power-on debugging

All of the following three conditions must be satisfied when the power supply is turned off by power-on debugging.

- (1) The time for the user power to fall from 0.9 Vcc to 0.5 Vcc is 25 μs or longer. Note: In a dual-power system, VCC indicates the external I/O power supply voltage.
- (2) CPU operating frequency must be higher than 1 MHz.
- (3) During execution of user program

• Interrupt handler for NMI request (tool)

Add the following program to the interrupt handler to prevent the device from malfunctioning in case the factor flag to be set only in response to a break request from the ICE is set, for example, by an adverse effect of noise to the DSU pin while the ICE is not connected. Enable to use the ICE while adding this program.

Additional location

Next interrupt handler

Interrupt source : NMI request (tool)

Interrupt number : #13 (decimal), 0DH (hexa decimal)

Offset : 3C8H

Address TBR is default : 000FFFC8H

Additional program

STM (R0, R1)

LDI #B00H, R0; : B00H is the address of DSU break factor register.


LDI #0, R1

STB R1, @R0 : Clear the break factor register.

LDM (R0, R1)

RETI

■ BLOCK DIAGRAM



■ MEMORY SPACE

1. Memory space

The FR family has 4 Gbytes of logical address space (2³² addresses) available to the CPU by linear access.

• Direct Addressing Areas


The following address space areas are used as I/O areas.

These areas are called direct addressing areas, in which the address of an operand can be specified directly during an instruction.

The size of directly addressable areas depends on the data size to be being accessed as follows.

 \rightarrow Byte data access : 000 $_{\rm H}$ to 0FF $_{\rm H}$ → Half word data access : 000 $_{\rm H}$ to 1FF $_{\rm H}$ → Word data access : 000 $_{\rm H}$ to 3FF $_{\rm H}$

2. Memory Map



■ MODE SETTINGS

The FR family uses mode pins (MD2 to MD0) and a mode data to set the operation mode.

• Mode Pins

The MD2 to MD0 pins specify how the mode vector fetch and reset vector fetch is performed.

Setting is prohibited other than that shown in the following table.

М	Mode Pins		Mode name	Reset vector	Remarks	
MD2	MD1	MD0	wode name	access area	iveillat v2	
0	0	0	Internal ROM mode vector	Internal		
0	0	1	External ROM mode vector	External	Not supported by this model.	


· Mode data

Data written to the internal mode register (MODR) by a mode vector fetch is called mode data.

After an operation mode has been set in the mode register, the device operates in the operation mode.

The mode data is set by all reset source. User programs cannot set data to the mode register.

Details of mode data description




Bit31 to bit24 are all reserved bits.

Be sure to set this bit to "00000111".

Operation is not guaranteed when any value other than "00000111" is set.


Note: Mode data set in the mode vector must be placed as byte data at 0x000FFFF8H.

Use the highest byte from bit31 to bit24 for placement as the FR family uses the big endian for byte endian.



■ I/O MAP

[How to read the table]



Note: Initial values of register bits are represented as follows:

" 1 " : Initial Value " 1 " " 0 " : Initial Value " 0 "

" X ": Initial Value " undefined"

" - " : No physical register at this location

Access is barred with an undefined data access attribute.

A -1 -1		Plank			
Address	+ 0	+ 1	+ 2	+ 3	Block
000000н	PDR0 [R/W] B XXXXXXXX	PDR1 [R/W] B XXXXXXXX	PDR2 [R/W] B XXXXXXXX	PDR3 [R/W] B XXXXXXXX	
000004н	PDR4 [R/W] B XXXXXXXX	PDR5 [R/W] B XXXXXXXX	PDR6 [R/W] B XXXX	PDR7 [R/W] B XXXXXXXX	D
000008н		Port data register			
00000Сн	PDRC [R/W] B XXXXXXXX	PDRD [R/W] B XX	PDRE [R/W] B XX	_	Togistor
000010н	PDRG [R/W] B XXXXXX		_	_	
000014н to 00003Сн		Reserved			
000040н	EIRR0 [R/W] B, H, W 00000000	ENIR0 [R/W] B, H, W 00000000		R/W] B, H, W 00 00000000	External interrupt (INT0 to INT7)
000044н	DICR [R/W] B, H, W	HRCL [R/W, R] B, H, W 011111	_	_	Delay interrupt/ Hold request
000048н	TMRLR0 XXXXXXXX X		TMR0 XXXXXXX	Reload	
00004Сн		-	TMCSR0 [R/W, R] B, H, W 00000 00000000		timer 0
000050н	TMRLR1 XXXXXXXX		TMR1 [R] H, W XXXXXXXX XXXXXXX		Reload
000054н	_	-	_	R/W, R] B, H, W 0 00000000	timer 1
000058н	TMRLR2 XXXXXXXX			? [R] H, W X XXXXXXX	Reload
00005Сн	_	-	-	TMCSR2 [R/W, R] B, H, W00000 00000000	
000060н	SSR0 [R/W, R] B, H, W 00001000	SIDR0 [R]/SODR0[W] B, H, W XXXXXXXX	SCR0 [R/W] B, H, W 00000100	SMR0 [R/W, W] B, H, W 000-0-	UART0
000064н	UTIM0 [R] H / U		DRCL0 [W] B	UTIMC0 [R/W] B 000001	U-TIMER 0
000068н	SSP1 IBAM PIR H M SIDR1, SODR1 [R/		SCR1 [R/W] B, H, W 00000100	SMR1 [R/W] B, H, W 000-0-	UART1
00006Сн	UTIM1 [R] H / U		DRCL1 [W] B	UTIMC1 [R/W] B 000001	U-TIMER 1
000070н	SSR2 [R/W, R] B, H, W 00001000	SIDR2, SODR2 [R/W] B, H, W XXXXXXXX	SCR2 [R/W] B, H, W 00000100	SMR2 [R/W] B, H, W 000-0-	UART2
000074н	UTIM2 [R] H / U		DRCL2 [W] B	UTIMC2 [R/W] B 000001	U-TIMER 2

A dalueses		Registe	er		Disak	
Address	+ 0	+ 1	+ 2	+ 3	Block	
000078н	ADCH0 [R/W] B, H, W XX000000	ADMD0 [R/W] B, H, W 00001111	ADCD01 [R] B, H, W XXXXXXXX	ADCD00 [R] B, H, W XXXXXXXX	A/D converter 0/	
00007Сн	ADCS0 [R/W, W] B, H, W 00000X00	_	AICR0 [R/W] B, H, W 00000000	_	AICR0	
000080н	ADCH1 [R/W] B, H, W XXXX0XX0	ADMD1 [R/W] B, H, W 00001111	ADCD11 [R] B, H, W XXXXXXXX	ADCD10 [R] B, H, W XXXXXXXX	A/D converter 1/	
000084н	ADCS1 [R/W, W] B, H, W 00000X00	_	AICR1 [R/W] B, H, W	_	AICR1	
000088н	ADCH2 [R/W] B, H, W XXXX0XX0	ADMD2 [R/W] B, H, W 00001111	ADCD21 [R] B, H, W XXXXXXXX	ADCD20 [R] B, H, W XXXXXXXX	A/D converter 2/	
00008Сн	ADCS2 [R/W, W] B, H, W 00000X00	_	AICR2 [R/W] B, H, W	_	AICR2	
000090н	OCCPBH0, OCCPH0, OCC 000000000	CPL0[R] H, W	OCCPBH1, OCC OCCPH1, OCC 000000000			
000094н	OCCPBH2, OCC OCCPH2, OCC 000000000	PL2 [R] H, W	OCCPBH3, OCC OCCPH3, OCC 000000000	16-bit output compare		
000098н	OCCPBH4, OCC OCCPH4, OCC 000000000	PL4 [R] H, W	OCCPBH5, CC OCCPH5, OCC 00000000			
00009Сн	OCSH1 [R/W] B, H, W X1100000	OCSL0 [R/W] B, H, W 00001100	OCSH3 [R/W] B, H, W X1100000	OCSL2 [R/W] B, H, W 00001100		
0000А0н	OCSH5 [R/W] B, H, W X1100000	OCSL4 [R/W] B, H, W 00001100	OCMOD [R/W] B, H, W XX000000	_		
0000А4н	CPCLRBH, CI CPCLRH, CPC 111111111	CLRL[R] H, W	TCDTH, TCDTL [R/W] H, W 00000000 00000000		16-bit free-run	
0000А8н	TCCSH [R/W] B, H, W 00000000	TCCSL [R/W] B, H, W 01000000	_	ADTRGC [R/W] B, H, W XXXX0000	timer	
0000АСн	IPCPH0, IPCF XXXXXXXX		IPCPH1, IPC XXXXXXXX			
0000В0н	IPCPH2, IPCF XXXXXXXX		IPCPH3, IPC XXXXXXXX		16-bit input	
0000В4н	PICSH01 [W] B, H, W 000000	PICSL01 [R/W] B, H, W 00000000	ICSH23 [R] B, H, W XXXXXX00	ICSL23 [R/W] B, H, W 00000000	capture	
0000В8н	EIRR1 [R/W] B, H, W 00	ENIR1 [R/W] B, H, W 00	ELVR1 [R/		External interrupt (INT8, INT9)	

Address	Register						
Address	+ 0	+ 1	+ 2	+ 3	Block		
0000ВСн	TMRRH0, TMR XXXXXXX			RRL1 [R/W] H, W X XXXXXXXX			
0000С0н	TMRRH2, TMR XXXXXXXX	RL2 [R/W] H, W XXXXXXXX	_	_	Waveform		
0000С4н	DTCR0 [R/W] B, H, W 00000000	DTCR1 [R/W] B, H, W 00000000	DTCR2 [R/W] B, H, W 00000000	_	generator		
0000С8н	_	SIGCR1 [R/W] B, H, W 10000000	_	SIGCR2 [R/W] B, H, W XXXXXXX1			
0000ССн	ADCOMP0 00000000	[R/W] H, W 00000000		1 [R/W] H, W 0 00000000	A/D		
0000D0н	ADCOMP2 00000000	[R/W] H, W 00000000	_	ADCOMPC [R/W] B, H, W XXXXX000	COMP		
0000D4н to 0000DCн	_						
0000ЕОн	PWCSR0 [R/\ 00000000		PWCR 0000000				
0000Е4н	PWCSR1 [R/\ 00000000	W, R] B, H, W 00000000	PWCR 0000000	PWC timer			
0000Е8н	_	PDIVR0 [R/W] B, H, W XXXXX000	_	PDIVR1 [R/W] B, H, W XXXXX000			
0000ECн to 000FCн		-			Reserved		
000100н	PRLH0 [R/W] B, H, W XXXXXXXX	PRLL0 [R/W] B, H, W XXXXXXXX	PRLH1 [R/W] B, H, W XXXXXXXX	PRLL1 [R/W] B, H, W XXXXXXXX			
000104н	PRLH2 [R/W] B, H, W XXXXXXXX	PRLL2 [R/W] B, H, W XXXXXXXX	PRLH3 [R/W] B, H, W XXXXXXXX	PRLL3 [R/W] B, H, W XXXXXXXX			
000108н	PPGC0 [R/W] B, H, W 0000000X	PPGC1 [R/W] B, H, W 0000000X	PPGC2 [R/W] B, H, W 0000000X	PPGC3 [R/W] B, H, W 0000000X			
00010Сн	PRLH4 [R/W] B, H, W XXXXXXXX	PRLL4 [R/W] B, H, W XXXXXXXX	PRLH5 [R/W] B, H, W XXXXXXXX	PRLL5 [R/W] B, H, W XXXXXXXX			
000110н	PRLH6 [R/W] B, H, W XXXXXXXX	PRLL6 [R/W] B, H, W XXXXXXXX	PRLH7 [R/W] B, H, W XXXXXXXX	PRLL7 [R/W] B, H, W XXXXXXXX	PPG0 to PPG15		
000114н	PPGC4 [R/W] B, H, W 0000000X	PPGC5 [R/W] B, H, W 0000000X	PPGC6 [R/W] B, H, W0000000X	PPGC7 [R/W] B, H, W 0000000X	11913		
000118н	PRLH8 [R/W] B, H, W XXXXXXXX	PRLL8 [R/W] B, H, W XXXXXXXX	PRLH9 [R/W] B, H, W XXXXXXXX	PRLL9 [R/W] B, H, W XXXXXXXX			
00011Сн	PRLH10 [R/W] B, H, W XXXXXXXX	PRLL10 [R/W] B, H, W XXXXXXXX	PRLH11 [R/W] B, H, W XXXXXXXX	PRLL11 [R/W] B, H, W XXXXXXXX			
000120н	PPGC8 [R/W] B, H, W 0000000X	PPGC9 [R/W] B, H, W 0000000X	PPGC10 [R/W] B, H, W 0000000X	PPGC11 [R/W] B, H, W 0000000X			

A -1 -1	Register							
Address	+ 0	+ 1	+ 2	+ 3	Block			
000124н	PRLH12 [R/W] B, H, W XXXXXXXX	PRLL12 [R/W] B, H, W XXXXXXXX	PRLH13 [R/W] B, H, W XXXXXXXX	PRLL13 [R/W] B, H, W XXXXXXXX				
000128н	PRLH14 [R/W] B, H, W XXXXXXXX	PRLL14 [R/W] B, H, W XXXXXXXX	PRLH15 [R/W] B, H, W XXXXXXXX	PRLL15 [R/W] B, H, W XXXXXXXX				
00012Сн	PPGC12 [R/W] B, H, W 0000000X	PPGC13 [R/W] B, H, W 0000000X	PPGC14 [R/W] B, H, W 0000000X	PPGC15 [R/W] B, H, W 0000000X	PPG0 to PPG15			
000130н	TRG [R/W 00000000		_	GATEC [R/W] B, H, W XXXXXX00				
000134н	REVC [R/\ 00000000		_	_				
000138н to 0001FCн	_							
000200н	DMACA0 [R/W] B, H, W *1 00000000 00000000 00000000 00000000							
000204н			R/W] B, H, W 0 00000000 00000000					
000208н	DMACA1 [R/W] B, H, W*1 00000000 00000000 00000000							
00020Сн	DMACB1 [R/W] B, H, W 00000000 00000000 000000000							
000210н			/W] B, H, W *1 0 00000000 00000000		DMAC			
000214н		-	R/W] B, H, W 0 00000000 00000000		DIVIAC			
000218н			/W] B, H, W *1 0 00000000 00000000					
00021Сн		-	R/W] B, H, W 0 00000000 00000000					
000220н			/W] B, H, W *1 0 00000000 00000000					
000224н			R/W] B, H, W 0 00000000 00000000					
000228н to 00023Сн	_							
000240н	DMACR [R/W] B 0XX00000 XXXXXXXX XXXXXXXX							
000244н to 000398н	—							

Address	Register							
Address	+ 0	+ 1	+ 2	+ 3	- Block			
00039Сн	_	_	_					
0003А0н	DSP-PC [R/W] XXXXXXXX	DSP-CSR [R/W, R, W] 00000000		Y [R/W] X XXXXXXX				
0003А4н		OT0 [R] X XXXXXXXX		OT1 [R] XXXXXXXX				
0003А8н		-OT2 [R] X XXXXXXXX		OT3 [R] XXXXXXXX	MAC			
0003АСн	_	_	_	_				
0003В0н		-OT4 [R] X XXXXXXXX		OT5 [R] XXXXXXXX				
0003В4н	DSP XXXXXXX	OT7 [R] XXXXXXXX						
0003В8н to 0003ЕСн	_							
0003F0н	BSD0 [W] W XXXXXXXX XXXXXXXX XXXXXXXX BSD1 [R/W] W							
0003F4н								
0003F8н	BSDC [W] W XXXXXXXX XXXXXXXX XXXXXXXX							
0003FСн		BSRI XXXXXXXX XXXXXXX		XX				
000400н	DDR0 [R/W] B 00000000	DDR1 [R/W] B 00000000	DDR2 [R/W] B 00000000	DDR3 [R/W] B 00000000				
000404н	DDR4 [R/W] B 00000000	DDR5 [R/W] B 00000000	DDR6 [R/W] B 0000	DDR7 [R/W] B 00000000	Data			
000408н	_	_	_	_	direction			
00040Сн	DDRC [R/W] B 00000000	DDRD [R/W] B 00	DDRE [R/W] B 00	_	register			
000410н	DDRG [R/W] B 000000	_	_	_				
000414н to 00041Сн		_	_		Reserved			
000420н	PFR0 [R/W] B 00000000	PFR1 [R/W] B -0000000	PFR2 [R/W] B 00-00-	_				
000424н	_	_	_	PFR7 [R/W] B 00	Port			
000428н	_	_	_	_	function register			
00042Сн	_	_	_	_	Togistel			
000430н	PFRG [R/W] B 000-	_	_	_				

Address	Register						
Address	+ 0	+ 1	+ 2	+ 3	Block		
000434н to 00043Сн		_	_		Reserved		
000440н	ICR00 [R/W, R] B, H, W1111	ICR01 [R/W, R] B, H, W 1111	ICR02 [R/W, R] B, H, W	ICR03 [R/W, R] B, H, W			
000444н	ICR04 [R/W, R] B, H, W 1111	ICR05 [R/W, R] B, H, W 1111	ICR06 [R/W, R] B, H, W 1111	ICR07 [R/W, R] B, H, W 1111			
000448н	ICR08 [R/W, R] B, H, W 1111	ICR09 [R/W, R] B, H, W 1111	ICR10 [R/W, R] B, H, W 1111	ICR11 [R/W, R] B, H, W 1111			
00044Сн	ICR12 [R/W, R] B, H, W	ICR13 [R/W, R] B, H, W 1111	ICR14 [R/W, R] B, H, W 1111	ICR15 [R/W, R] B, H, W 1111			
000450н	ICR16 [R/W, R] B, H, W	ICR17 [R/W, R] B, H, W 1111	ICR18 [R/W, R] B, H, W 1111	ICR19 [R/W, R] B, H, W 1111			
000454н	ICR20 [R/W, R] B, H, W	ICR21 [R/W, R] B, H, W	ICR22 [R/W, R] B, H, W	ICR23 [R/W, R] B, H, W	Interrupt		
000458н	ICR24 [R/W, R] B, H, W	ICR25 [R/W, R] B, H, W	ICR26 [R/W, R] B, H, W	ICR27 [R/W, R] B, H, W	controller		
00045Сн	ICR28 [R/W, R] B, H, W	ICR29 [R/W, R] B, H, W	ICR30 [R/W, R] B, H, W	ICR31 [R/W, R] B, H, W			
000460н	ICR32 [R/W, R] B, H, W	ICR33 [R/W, R] B, H, W	ICR34 [R/W, R] B, H, W	ICR35 [R/W, R] B, H, W			
000464н	ICR36 [R/W, R] B, H, W	ICR37 [R/W, R] B, H, W	ICR38 [R/W, R] B, H, W	ICR39 [R/W, R] B, H, W			
000468н	ICR40 [R/W, R] B, H, W	ICR41 [R/W, R] B, H, W	ICR42 [R/W, R] B, H, W	ICR43 [R/W, R] B, H, W			
00046Сн	ICR44 [R/W, R] B, H, W	ICR45 [R/W, R] B, H, W	ICR46 [R/W, R] B, H, W	ICR47 [R/W, R] B, H, W			
000470н to 00047Сн		_	_		Reserved		
000480н	RSRR [R/W] B, H, W 10000000	STCR [R/W] B, H, W 00110011	TBCR [R/W] B, H, W 00XXXX00	CTBR [W] B, H, W XXXXXXXX	Clock		
000484н	CLKR [R/W] B, H, W 00000000	WPR [W] B, H, W XXXXXXXX	DIVR0 [R/W] B, H, W 00000011	DIVR1 [R/W] B, H, W 00000000	control		
000488н to 0005FCн							
000600н	PCR0 [R/W] B 00000000	PCR1 [R/W] B 00000000	PCR2 [R/W] B 00000000	PCR3 [R/W] B 00			
000604н	PCR4 [R/W] B 00000000	PCR5 [R/W] B 00000000	PCR6 [R/W] B 0000	PCR7 [R/W] B 00000000	Pull-up controller		
000608н	_	_	_	_	30		
00060Сн	_	_	_	_			

Addusse	Register							
Address -	+ 0	+ 1	+ 2	+ 3	Block			
000610н	PCRG [R/W] B 000000	_	_	_	Pull-up controller			
000614н to 000FFCн		Reserved						
001000н								
001004н			0 [R/W] W 0 00000000 00000000					
001008н			1 [R/W] W 0 00000000 00000000					
00100Сн			1 [R/W] W 0 00000000 00000000					
001010н			2 [R/W] W 0 00000000 00000000		DMAC			
001014н	ОО1014н							
001018н								
00101Сн			3 [R/W] W 0 00000000 00000000					
001020н			4 [R/W] W 0 00000000 00000000					
001024н			4 [R/W] W 0 00000000 00000000					
001028н to 006FFCн		-	_		Reserved			
007000н	FLCR [R/W] 0110X000	_	_	_				
007004н	FLWC [R/W] 00000011*2	_	_	_	FLASH			
007008н	_	_	_	_	. 2, .5, .			
00700Сн		_	_					
007010н	_	_	_	_				
007014н to 00BFFCн		-	_		Reserved			

(Continued)

A dduce c	Register						
Address	+ 0	+ 1	+ 2	+ 3	Block		
00С000н to 00С07Сн	X-RAM (coefficient RAM) [R/W] 64×16 bits						
00С080н to 00С0FСн	Y-RAM (variable RAM) [R/W] 64×16 bits						
00С100н to 00С2FСн		I-RAM (instruction RAM) [R/W] 256 × 16 bits					
00С300н to 00FFFСн	_						

^{*1:} The lower 16 bits (DTC15 to DCT0) of DMACA0 to DMACA4 cannot be accessed in bytes.

Notes: • Do not execute Read Modify Write instructions on registers having a write-only bit.

• Data is undefined in reserved or (-) area.

^{*2:} The initial value of 1FLWC (7004н) is "00010011в" on EVA tool. Writing "00000011в" on the evaluation model has no effect on its operation.

■ INTERRUPT VECTOR

Interrupt source	Interrup	t number	Interrupt	Offset	TBR default	RN
interrupt source	10	16	level	Oliset	address	KIN
Reset	0	00	_	3FСн	000FFFCн	_
Mode vector	1	01	_	3F8 _H	000FFFF8н	_
System reserved	2	02	_	3F4н	000FFFF4н	_
System reserved	3	03	_	3F0н	000FFFF0н	_
System reserved	4	04	_	3ЕСн	000FFFECн	_
System reserved	5	05	_	3Е8н	000FFFE8н	_
System reserved	6	06	_	3Е4н	000FFFE4н	_
Coprocessor absent trap	7	07	_	3Е0н	000FFFE0н	_
Coprocessor error trap	8	08	_	3DСн	000FFFDCн	_
INTE instruction	9	09	_	3D8н	000FFFD8н	_
Instruction break exception	10	0A	_	3D4н	000FFFD4н	_
Operand break trap	11	0B	_	3D0н	000FFFD0н	_
Step trace trap	12	0C	_	3ССн	000FFFCCн	_
NMI request (tool)	13	0D	_	3С8н	000FFFC8н	_
Undefined instruction exception	14	0E	_	3С4н	000FFFC4н	_
NMI request	15	0F	15 (Fн) fixed	3С0н	000FFFC0н	_
External interrupt 0	16	10	ICR00	3ВСн	000FFFBСн	6
External interrupt 1	17	11	ICR01	3В8н	000FFFB8н	7
External interrupt 2	18	12	ICR02	3В4н	000FFFB4н	_
External interrupt 3	19	13	ICR03	3В0н	000FFFB0н	_
External interrupt 4	20	14	ICR04	3АСн	000FFFACн	_
External interrupt 5	21	15	ICR05	3А8н	000FFFA8н	_
External interrupt 6	22	16	ICR06	3А4н	000FFFA4н	_
External interrupt 7	23	17	ICR07	3А0н	000FFFA0н	_
Reload timer 0	24	18	ICR08	39Сн	000FFF9Сн	8
Reload timer 1	25	19	ICR09	398н	000FFF98н	9
Reload timer 2	26	1A	ICR10	394н	000FFF94н	10
UART0(Reception completed)	27	1B	ICR11	390н	000FFF90н	0
UART0 (RX completed)	28	1C	ICR12	38Сн	000FFF8Сн	3
DTTI	29	1D	ICR13	388н	000FFF88н	-
DMAC0 (end, error)	30	1E	ICR14	384н	000FFF84н	_
DMAC1 (end, error)	31	1F	ICR15	380н	000FFF80н	_
DMAC2/3/4 (end, error)	32	20	ICR16	37Сн	000FFF7Сн	_

I-4	Interrup	t number	Interrupt	Officer	TBR default	DN
Interrupt source	10	16	level [.]	Offset	address	RN
UART1(Reception completed)	33	21	ICR17	378н	000FFF78н	1
UART1 (RX completed)	34	22	ICR18	374н	000FFF74н	4
UART2 (Reception completed)	35	23	ICR19	370н	000FFF70н	2
UART2 (RX completed)	36	24	ICR20	36Сн	000FFF6Сн	5
MAC	37	25	ICR21	368н	000FFF68н	_
PPG0	38	26	ICR22	364н	000FFF64н	_
PPG1	39	27	ICR23	360н	000FFF60н	_
PPG2/3	40	28	ICR24	35Сн	000FFF5Сн	_
PPG4/5/6/7	41	29	ICR25	358н	000FFF58н	_
PPG8/9/10/11/12/13/14/15	42	2A	ICR26	354н	000FFF54н	_
External interrupt 8/9	43	2B	ICR27	350н	000FFF50н	_
Waveform0 (under flow)	44	2C	ICR28	34Сн	000FFF4Сн	_
Waveform1 (under flow)	45	2D	ICR29	348н	000FFF48н	_
Waveform2 (under flow)	46	2E	ICR30	344н	000FFF44н	_
Timebase timer overflow	47	2F	ICR31	340н	000FFF40н	_
Free-run timer (Compare clear)	48	30	ICR32	33Сн	000FFF3Сн	_
Free-run timer (zero detection)	49	31	ICR33	338н	000FFF38н	_
A/D0	50	32	ICR34	334н	000FFF34н	_
A/D1	51	33	ICR35	330н	000FFF30н	_
A/D2	52	34	ICR36	32Сн	000FFF2Сн	_
PWC0 (measurement completed)	53	35	ICR37	328н	000FFF28н	_
PWC1 (measurement completed)	54	36	ICR38	324н	000FFF24н	_
PWC0 (overflow)	55	37	ICR39	320н	000FFF20н	_
PWC1 (overflow)	56	38	ICR40	31Сн	000FFF1Сн	_
ICU0 (capture)	57	39	ICR41	318н	000FFF18н	_
ICU1 (capture)	58	3A	ICR42	314н	000FFF14н	_
ICU2/3 (capture)	59	3B	ICR43	310н	000FFF10н	_
OCU0/1 (match)	60	3C	ICR44	30Сн	000FFF0Сн	_
OCU2/3 (match)	61	3D	ICR45	308н	000FFF08н	_
OCU4/5 (match)	62	3E	ICR46	304н	000FFF04н	_
Delay interrupt source bit	63	3F	ICR47	300н	000FFF00н	_
System reserved (Used by REALOS)	64	40	_	2FCн	000FFEFCн	_
System reserved (Used by REALOS)	65	41		2F8н	000FFEF8н	_

Interrupt course	Interrupt	t number	Interrupt	0551	TBR default	RN
Interrupt source	10	16	level	Offset	address	
System reserved	66	42	_	2F4 _H	000FFEF4н	_
System reserved	67	43		2F0н	000FFEF0н	_
System reserved	68	44		2ЕСн	000FFEECн	_
System reserved	69	45	_	2Е8н	000FFEE8н	_
System reserved	70	46		2Е4н	000FFEE4н	_
System reserved	71	47		2Е0н	000FFEE0н	_
System reserved	72	48		2DC _H	000FFEDCн	_
System reserved	73	49	_	2D8н	000FFED8н	_
System reserved	74	4A		2D4н	000FFED4н	_
System reserved	75	4B	_	2D0н	000FFED0н	_
System reserved	76	4C	_	2ССн	000FFECCн	_
System reserved	77	4D	_	2С8н	000FFEC8н	_
System reserved	78	4E		2С4н	000FFEC4н	_
System reserved	79	4F	_	2С0н	000FFEC0н	_
Used by INT instruction	80 to 255	50 to FF	_	2ВСн to 000н	000FFEBCн to 000FFC00н	_

■ PIN STATUS IN EACH CPU STATE

Terms used as the status of pins mean as follows.

- Input enabled
- Indicates that the input function can be used.
- Input 0 fixed
- Indicates that the input level has been internally fixed to be 0 to prevent leakage when the input is released.
- Output Hi-Z
- Means the placing of a pin in a high impedance state by preventing the transistor for driving the pin from driving.
- Output is maintained.
- Indicates the output in the output state existing immediately before this mode is established.
- If the device enters this mode with an internal output peripheral operating or while serving as an output port, the output is performed by the internal peripheral or the port output is maintained, respectively.
- State existing immediately before is maintained.
- When the device serves for output or input immediately before entering this mode, the device maintains the output or is ready for the input, respectively.

• List of pin status (single chip mode)

Pin	no.	Pin name	Function	At initi	alizing	At sleep	At Stop	mode	
QFP	LQFP	Pili liaille	Function	INIT = L*1	INIT = H*2	mode	HIZ = 0	HIZ = 1	
1 2 3	99 100 1	P23 P24 P25	SIN1 SOT1 SCK1			Retention of the immediately prior state	Retention of the immediately prior state	Output Hi-Z/ Input 0 fixed	
4, 5	2, 3	P26, P27	INT6, INT7			Input enabled	Input enabled	Input enabled	
6	4	P51	Port			Retention	Retention		
7 to 9	5 to 7	P50, P52, P53	Ports/ TIN0 to TIN2			of the immediately prior state	of the immediately prior state	Output Hi-Z/ Input 0 fixed	
10	8	P54	INT0					Input	
11	9	P55	INT1				Input		
12	10	P56	INT2			Input			
13	11	P57	INT3			enabled	enabled	enabled	
14	12	PG0	CKI/INT4						
15	13	PG1	PPG0/INT5	Output Hi-Z/	Output Hi-Z/				
16	14	PG2	Ports	Input disabled	Input enabled				
20	18	PG3	SIN2	uisabieu	enabled				
21	19	PG4	SOT2						
22	20	PG5	SCK2						
23 to 30	21 to 28	P40 to P47	Ports						
31, 32	29, 30	PE1, PE0	AN11, AN10			Retention of the	Retention of the	Output Hi-Z/	
38, 39	36, 37	PD1, PD0	AN9, AN8			immediately prior state	immediately prior state	Input 0 fixed	
41 to 48	39 to 46	PC7 to PC0	AN7 to AN0				phor state		
51 to 56	49 to 54	P30 to P35	RTO0 to RTO5						
57, 58	55, 56	P36, P37	IC0, IC1						
59, 60	57, 58	P60, P61	IC2, IC3						
61, 62	59, 60	P62, P63	INT8, INT9			Input enabled	Input enabled	Input enabled	

(Continued)

(Continued)

P : Selection of general purpose port, F : Selection of specified function

Pin	no.	Pin	Function	At initi	alizing	At sleep	At Stop	o mode
QFP	LQFP	name	Function	ĪNIT = L*¹	INIT = H*²	mode	HIZ = 0	HIZ = 1
63, 64	61, 62	P70, P71	TOT1, TOT2					
65	63	P72	DTTI			Detention	Detention	
66	64	P73	PWI0	Output Hi-Z/	Output Hi-Z/	Retention of the	Retention of the	Output Hi-Z/
69	67	P74	PWI1	input disabled	input enabled	immediately	immediately	Input 0 fixed
70	68	P75	ADTG0			prior state	prior state	
71	69	P76	ADTG1					
72	70	P77	ADTG2					
73	71	NMI	NMI	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
78	76	P00	PPG1					
79	77	P01	PPG2					
80	78	P02	PPG3					
81	79	P03	PPG4					
82	80	P04	PPG5					
83	81	P05	PPG6					
84	82	P06	PPG7					
85	83	P07	PPG8					
86	84	P10	PPG9			Retention	Retention	
87	85	P11	PPG10	Output Hi-Z/ input disabled	output Hi-Z/ input enabled	of the immediately	of the immediately	Output Hi-Z/input 0 fixed
88	86	P12	PPG11	input dicabled	mpat onabioa	prior state	prior state	in par o inxoa
89	87	P13	PPG12					
90	88	P14	PPG13					
91	89	P15	PPG14					
96	94	P16	PPG15					
97	95	P17	Ports					
98	96	P20	SIN0					
99	97	P21	SOT0					
100	98	P22	SCK0					

^{*1 :} $\overline{\text{INIT}}$ = L : Indicates the pin status with $\overline{\text{INIT}}$ remaining at the "L" level.

^{*2 :} $\overline{\text{INIT}}$ = H : Indicates the pin status existing immediately after $\overline{\text{INIT}}$ transition from "L" to "H" level.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Raf	ting	Unit	Remarks
Farameter	Syllibol	Min	Max	Oilit	Remarks
Power supply voltage*1	Vcc	Vss - 0.5	Vss + 6.0	V	
Analog power supply voltage*1	AVcc	Vss - 0.5	Vss + 6.0	V	*2
Analog reference voltage*1	AVRH	Vss - 0.5	Vss + 6.0	V	*2
Input voltage*1	Vı	Vss - 0.3	Vcc + 0.3	V	
Analog pin input voltage*1	VIA	Vss - 0.3	AVcc + 0.3	V	
Output voltage*1	Vo	Vss - 0.3	Vcc + 0.3	V	
"L" level maximum output current	Іоь	_	10	mA	*3
"L" level average output current	lolav	_	8	mA	*4
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	ΣΙΟΙΑΥ	_	50	mA	*5
"H" level maximum output current	Іон	_	- 10	mA	*3
"H" level average output current	І онаv	_	- 4	mA	*4
"H" level total maximum output current	ΣІон	_	- 50	mA	
"H" level total average output current	ΣΙομαν	_	- 20	mA	*5
			600		FLASH product
Power consumption	PD	_	600	mW	MASK product Ta ≤ + 85 °C
			360		MASK product Ta ≤ + 105 °C *6
Operating temperature	To	- 40	+ 105	°C	MASK product (at single chip operating)
Operating temperature	Та	- 40	+ 85	°C	FLASH product (at single chip operating)
Storage temperature	Tstg	- 55	125	°C	

^{*1 :} This parameter is based on Vss = AVss = 0.0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2 :} Be careful not to exceed Vcc + 0.3 V, for example, when the power is turned on. Be careful not to let AVcc exceed Vcc, for example, when the power is turned on.

^{*3:} The maximum output current is the peak value for a single pin.

^{*4:} The average output current is the average current for a single pin over a period of 100 ms.

^{*5:} The total average output current is the average current for all pins over a period of 100 ms.

^{*6 :} For use at Ta = +105 °C, lower the operating frequency to reduce power consumption.

2. Recommended Operating Conditions

(Vss = AVss = 0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
raiailletei	Syllibol	Min	Max	Onne	Remarks
Power supply voltage	Vcc	4.0	5.5	V	At normal operating
Analog power supply voltage	AVcc	Vss + 4.0	Vss + 5.5	V	
	AVRH0	AVss	AVcc	V	For A/D converter 0
Analog reference voltage	AVRH1	AVss	AVcc	V	For A/D converter 1
	AVRH2	AVss	AVcc	V	For A/D converter 2
Operating temperature	Та	- 40	+ 105	°C	MASK product (at single chip operation)
Operating temperature	Та	- 40	+ 85	°C	FLASH product (at single chip operation)

Note: Upon power up, it takes approx. 100 μ s for stabilization of internal power supply after the Vcc power supply is stabilized. Keep applying "L" to $\overline{\text{INIT}}$ signal during that period.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = 4.0 to 5.5 V, Vss = AVss = 0 V)

		T		, , ,) to 5.5 V,	V 33 — 1	1V 55 – U V)
Parameter	Sym	Pin	Conditions		Value		Unit	Remarks
Parameter	bol	Pin	Conditions	Min	Тур	Max	Unit	Remarks
"H" level input	VIH	Other than hysteresis input pin	_	0.8 × Vcc	_	Vcc	V	
voltage	VIHS	Hysteresis input pin	_	Vcc - 0.4	_	Vcc	V	
Input Low	VIL	Other than hysteresis input pin	_	Vss		0.2×Vcc	V	
Voltage	VILS	Hysteresis input pin	_	Vss	_	Vss + 0.4	V	
"H" level output	Vон	Other than P30 to P35	Vcc = 5.0 V, $IoH = 4.0 mA$	Vcc - 0.5		_	V	
voltage	V _{OH2}	P30 to P35	Vcc = 5.0 V, $IoH = 8.0 mA$	Vcc - 0.7	_	_	V	
Output Low	Vol	Other than P30 to P35	Vcc = 5.0 V, $IoL = 4.0 mA$	_	_	0.4	V	
Voltage	V _{OL2}	P30 to P35	Vcc = 5.0 V, loL = 12 mA	_	_	0.6	V	
Input leak current	Iц	_	Vcc = 5.0 V, $Vss \le V_1 \le Vcc$	- 5	_	5	μΑ	
Pull-up resistance	Rpull	INIT, Pull-up pin	_	_	50	_	kΩ	
	Icc	Vcc	Vcc = 5.0 V, 33 MHz	_	90	100	mΑ	
Power supply	Iccs	Vcc	Vcc = 5.0 V, 33 MHz		60	80	mA	At SLEEP
current	Іссн	Vcc	$Vcc = 5.0 \text{ V},$ $Ta = +25 ^{\circ}\text{C}$	_	300	_	μΑ	At STOP
Input capacitance	Cin	Other than Vcc, Vss, AVcc, AVss, AVRH0, 1, 2	_	_	10	_	pF	

4. FLASH MEMORY write/erase characteristics

Parameter	Conditions		Value		Unit	Remarks
Parameter	Conditions	Min	Тур	Max	Offic	Remarks
Sector erase time	$Ta = +25 ^{\circ}C,$ Vcc = 5.0 V		1	15	S	Not including time for internal writing before deletion.
Chip erase time	$Ta = +25 ^{\circ}C,$ $Vcc = 5.0 ^{\circ}V$		10		S	Not including time for internal writing before deletion.
Byte write time	$Ta = +25 ^{\circ}C,$ $Vcc = 5.0 ^{\circ}V$		8	3,600	μs	Not including system-level overhead time.
Chip write time	$Ta = +25 ^{\circ}C,$ $Vcc = 5.0 ^{\circ}V$		2.1		S	Not including system-level overhead time.
Erase/write cycle	_	10,000	_		cycle	
Flash memory data retention time	Average Ta = +85 °C	20		_	year	*

 $^{^{*}}$: This value comes from the technology qualification. (using Arrhenius equation to translate high temperature measurements into normalized value at $+85\,^{\circ}\text{C}$)

5. AC Characteristics

(1) Clock Timing Ratings

$$(Vcc = 4.0 \text{ to } 5.5 \text{ V}, Vss = AVss = 0 \text{ V})$$

Parameter	Sym	Pin	Conditions		Value		Unit	Remarks	
Farameter	bol		Conditions	Min	Тур	Max	Oilit	Nemarks	
Clock frequency	f c	X0 X1		3.6*2	_	12	MHz	For using the PLL within the self-oscillation enabled	
Clock cycle time	tc	X0 X1		83.3		278*2	ns	range, set the multiplier for the internal clock not to let the operating frequency exceed 33 MHz.	
Internal operating	fcp		When 4.125 MHz is	2.06*1	_	33	MHz	CPU	
clock frequency	fcpp		input as the X0 clock frequency and	2.06*1	_	33	MHz	Peripheral	
Internal operating	t CP		×8 multiplication is	30.3	_	485*1	ns	CPU	
clock cycle time	t CPP		set for the PLL of the oscillator circuit.	30.3	_	485*1	ns	Peripheral	


^{*1 :} The values assume a gear cycle of 1/16.

*2: When the PLL is used, the lower-limit frequency of the input clock to the X0 and X1 pins determines depending on the PLL multiplication.


At \times 1 multiplication : more than 8 MHz

At $\times 2$ to $\times 8$ multiplication : more than 4 MHz


• Conditions for measuring the clock timing ratings



• Operation Assurance Range



• Internal clock setting range




(2) Reset Input

(Vcc = 4.0 to 5.5 V, Vss = AVss = 0 V)

Parameter	Sym-	Pin	Condi-	Value	Unit	Remarks	
raidilletei	bol	FIII	tions	Min	Max	Onit	Remarks
INIT input time (at power-on and STOP mode)	t	INIT		Oscillation time of oscillator $+ \text{tc} \times 10$	_	ns	*
INIT input time (other than the above)	t intl	IINII		tc×10	_	ns	

 $^{^*}$: After the power is stable, L level is kept inputting to $\overline{\text{INIT}}$ for the duration of approximately 100 μs until the internal power is stabilized.




(3) UART Timing

(Vcc = 4.0 to 5.5 V, Vss = AVss = 0 V)


Parameter	Symbol	Pin	Conditions	Val	ue	Unit	Remarks
raiailletei	Syllibol	FIII	Conditions	Min	Max	Oilit	Remarks
Serial clock cycle time	tscyc	SCK0 to SCK2		8 tcycp	_	ns	
$SCK \downarrow \; o \; SOT \; delay \; time$	tsLOV	SCK0 to SCK2, SOT0 to SOT2	Internal shift	- 80	80	ns	
Valid SIN → SCK ↑	t ıvsh	SCK0 to SCK2, SIN0 to SIN2	clock mode	100	_	ns	
$SCK \uparrow \rightarrow valid SIN hold time$	hold time t _{SHIX} SCK0 to SCK2, SIN0 to SIN2			60	_	ns	
Serial clock H pulse width	t shsl	SCK0 to SCK2		4 tcycp		ns	
Serial clock L pulse width	t slsh	SCK0 to SCK2		4 tcycp		ns	
$SCK \downarrow \to SOT$ delay time	tslov	SCK0 to SCK2, SOT0 to SOT2	External shift clock	_	150	ns	
Valid SIN → SCK ↑	t ıvsh	SCK0 to SCK2, SIN0 to SIN2	mode	60		ns	
$SCK \uparrow \to valid \; SIN \; hold \; time$	t sнıx	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	

Notes: • There are the AC ratings for CLK synchronous mode.
• tcycp indicates the peripheral clock cycle time.

• Internal shift clock mode



• External shift clock mode




(4) Free-run Timer Clock, PWC Input and Reload Timer Trigger Timing

(Vcc = 4.0 to 5.5 V, Vss = AVss = 0 V)

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks	
Farameter	Syllibol	FIII	Conditions	Min	Max	Oilit	Remarks	
Input pulse width	tтіwн tтіwL	CKI PWI0, PWI1 TIN0 to TIN2	_	4 toyop	_	ns		

Note: tcycp indicates the peripheral clock cycle time.




(5) Trigger Input Timing

(Vcc = 4.0 to 5.5 V, Vss = AVss = 0 V)

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
rarameter	Symbol		Conditions	Min	Max	Oilit	Nemaiks
Input capture trigger input	tinp	IC0 to IC3	_	5 tcycp	_	ns	
A/D activation trigger input	t atgx	ADTG0 to ADTG2	_	5 tcycp	_	ns	

Note: tcycp indicates the peripheral clock cycle time.



6. Electrical Characteristics for the A/D Converter

(Vcc = AVcc = 5.0 V, Vss = AVss = 0 V)

Parameter	Sym-	Pin		Value		Unit	Remarks
Farameter	bol	FIII	Min	Тур	Max	Oilit	Remarks
Resolution	_	_	_	_	10	bit	
Total error*1	_	_	- 4		4	LSB	
Linearity error*	_	_	- 3.5	_	3.5	LSB	
Differential linearity error*1		_	- 3	_	3	LSB	At AVRHn*4 = 5.0 V
Zero transition voltage*1	Vот	AN0 to AN11	AVss - 3.5	AVss + 0.5	AVss + 4.5	LSB	
Full transition voltage*1	V _{FST}	AN0 to AN11	AVRH – 5.5	AVRH – 1.5	AVRH + 2.5	LSB	
Conversion time	_	_	1.2*2	_	_	μs	
Analog port Input current	lain	AN0 to AN11	_	_	10	μΑ	
Analog input voltage	Vain	AN0 to AN11	AVss	_	AVRH	V	
Reference voltage	_	AVRHn	AVss		AVcc	V	
Analog power supply	lΑ		_	2	_	mA	Per 1 unit
current (analog + digital)	I AH*3	AVcc		_	100	μΑ	Per 1 unit
reference power supply current (between AVRH and	lR	AVRHn	_	1	_	mA	Per 1 unit AVRHn*4 = 5.0 V, at AVss = 0 V
AVSS)	I _{RH} *3		_	_	100	μА	per 1 unit at STOP
Analog input capacitance	_	_	_	10	_	pF	
Inter-channel disparity	_	AN0 to AN11	_	_	4	LSB	

^{*1 :} Measured in the CPU sleep state

Notes: • The above does not guarantee the inter-unit accuracy.

^{*2 :} Vcc = AVcc = 5.0 V, machine clock at 33 MHz


^{*3:} The current when the CPU is in stop mode and the A/D converter is not operating (at Vcc=AVcc=AVRHn=5.0 V)


^{*4:} AVRHn = AVRH0, AVRH1, AVRH2

[•] Set the output impedance of the external circuit $\leq 2 \text{ k}\Omega$.

About the external impedance of the analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sampling and hold capacitor is insufficient, adversely affecting A/D conversion precision. So, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also, if the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.






About errors

As |AVRH - AVss| becomes smaller, values of relative errors grow larger.


Definition of A/D Converter Terms

- Resolution : Analog variation that is recognized by an A/D converter.
- Linearity error: Zero transition point (00 0000 0000 ←→ 00 0000 0001) and full-scale transition point. Difference between the line connected (11 1111 1110 ←→ 11 1111 1111) and actual conversion characteristics.
- Differential linearity error: Deviation of input voltage, that is required for changing output code by 1 LSB, from an ideal value.
- Total error: This error indicates the difference between actual and ideal values, including the zero transition error/full-scale transition error/linearity error.



(Continued)

(Continued)




Linearity error in digital output N =
$$\frac{VNT - \{ 1 LSB \times (N-1) + VOT \}}{1 LSB}$$
 [LSB]

Differential linearity error in digital output N =
$$\frac{V (N+1) T - V_{NT}}{1 LSB}$$
 - 1 [LSB]


$$1 LSB = \frac{V_{FST} - V_{OT}}{1022} [V]$$


 V_{OT} : A voltage at which digital output transitions from 000H to 001H. V_{FST} : A voltage at which digital output transitions from 3FEH to 3FFH .

■ EXAMPLE CHARACTERISTICS




(Continued)







Power Supply Current (at stop) vs. Power Supply Voltage




A/D Conversion Block Per 1 Unit (33 MHz)
Analog Power Supply Current vs.
Power Supply Voltage




A/D Conversion Block Per 1 Unit (33 MHz)
Reference Power Supply Current vs.
Power Supply Voltage



(External impedance = $0 \text{ k}\Omega$ to $100 \text{ k}\Omega$)




(External impedance = $0 \text{ k}\Omega$ to $20 \text{ k}\Omega$)




■ ORDERING INFORMATION

Part number	Package	Remarks
MB91F264BPF-G	100-pin plastic QFP (FPT-100P-M06)	
MB91F264BPF-GE1		Lead-free Package
MB91F264BPFV-G	100-pin plastic LQFP (FPT-100P-M05)	
MB91F264BPFV-GE1		Lead-free Package
MB91264BPF-G-xxx	100-pin plastic QFP (FPT-100P-M06)	
MB91264BPF-G-xxxE1		Lead-free Package
MB91264BPFV-G-xxx	100-pin plastic LQFP (FPT-100P-M05)	
MB91264BPFV-G-xxxE1		Lead-free Package
MB91263BPF-G-xxx	100-pin plastic QFP (FPT-100P-M06)	
MB91263BPF-G-xxxE1		Lead-free Package
MB91263BPFV-G-xxx	100-pin plastic LQFP (FPT-100P-M05)	
MB91263BPFV-G-xxxE1		Lead-free Package

■ PACKAGE DIMENSION



(Continued)



The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.