## GS9024 GENLINX™ Automatic Cable Equalizer

#### GS9024 Data Sheet

#### Features

- automatic cable equalization
- fully compatible with SMPTE 259M
- typically equalizes greater than 350m of high quality cable at 270Mb/s
- · signal strength indicator
- · output data muting when input data is lost
- output 'eye' monitor (OEM) with large signal amplitude and power down option
- low power: 240mW at 5V
- 14 pin SOIC package
- programmable output data squelch for max cable length limiting
- carrier detect with programmable threshold level
- serial data output "High Z" select to allow muxing of EQ inputs
- Pb-free and Green

### Applications

Front-end cable equalization for digital video systems; Input equalization for serial digital distribution amplifiers, routers, production switchers and other receiving equipment.


### Description

The GS9024 is a high performance automatic cable equalizer designed for serial digital data rates from 143Mb/s to 540Mb/s. The GS9024 receives either single-ended or differential serial data and outputs equalized differential signals at PECL levels (800mV). The GS9024 provides up to 40dB of gain at 200MHz which will typically result in equalization of greater than 350m at 270Mb/s of Belden 8281 cable.

The GS9024 incorporates an analog signal strength indicator/carrier detect (SSI/CD) output indicating both the presence of a carrier and the amount of equalization applied to the signal. Optional external resistors allow the carrier detect threshold level to be customized to the user's requirement.

The GS9024 also features selectable High Z serial data outputs eliminating the need for input muxing circuitry in routers. In addition, the GS9024 provides an 'Output Eye Monitor' (OEM) which allows the verification of signal integrity after equalization, prior to reslicing.

The GS9024 operates from a single +5V or -5V power supply and consumes only 240mW of power. Packaged in a small 14 pin SOIC, the GS9024 is ideal for router applications where high density component placement is required.



**Block diagram** 

## Contents

1. Electrical Characteristics	3
1.1 DC Electrical Characteristics	3
1.2 AC Electrical Characteristics	4
2. Test Setup	5
3. Pin Connections	6
4. Typical Performance Curves	7
5. Detailed Description	11
5.1 Output HIGH Z	11
5.2 Signal Strength Indication/Carrier Detect	11
5.3 Carrier Detect Threshold Adjust	12
5.4 Output Eye Monitor	
5.5 I/O Description	13
5.5.1 High Speed Analog Inputs (SDI/SDI)	13
5.5.2 High Speed Outputs (SDO/SDO)	13
6. Applications Information	14
7. Typical Application Circuit	14
8. Package Dimensions	15
9. Ordering Information	15
10. Revision History	16

# **1. Electrical Characteristics**

Parameter	Value				
Supply Voltage	5.5V				
Input Voltage Range (any input)	$V_{CC}$ +0.5 to $V_{EE}$ -0.5V				
Operating Temperature Range	$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$				

 $\text{-65}^\circ C \leq T_S \leq 150^\circ C$ 

#### Table 1-1: Absolute Maximum Ratings

Lead Temperature (soldering, 10 sec) 260°C

Storage Temperature Range

## **1.1 DC Electrical Characteristics**

#### **Table 1-2: DC Electrical Characteristics**

 $V_{CC}$  = 5V,  $V_{EE}$  = 0V,  $T_A$  = 0°C TO 70°C unless otherwise shown.

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Units	Notes	Test Level
Supply Voltage	V <sub>CC</sub>	-	4.75	5.0	5.25	V		
Power Consumption	PD	-	_	240	_	mW		3
		with OEM active	-	340	_	mW		3
Supply Current	IS	-	-	44	-	mA		1
		with OEM active	-	58	-	mA		1
Serial Data O/P Current	I <sub>SDO</sub>	R <sub>L</sub> = 75Ω	-	11	-	mA		3
SDI/SDI Common Mode Voltage	_	-	-	2.5	_	V		1
AGC+/AGC- Mode Voltage	-	-	-	2.7	_	V		1
OEM Bias Potential	_	-	_	4.5	_	V		1
SSI/CD Output Current	ISOURCE	$C_{LMAX} = 50 pF R_L = \infty$	_	_	18	μA		
		$C_{LMAX}$ = 50pF $R_L$ = 5k $\Omega$	_	-	110	μA		
	I <sub>SINK</sub>	_	-	1.0	1.5	mA		
High Z Input Voltage	V <sub>HIGH</sub>	_	2.4	_	_	V		1
	V <sub>LOW</sub>	_	-	-	0.8	V		1

TEST LEVELS

1. 100% tested at 25°C.

NOTES 1. Typical values are parametric norms at 25°C.

2. Guaranteed by design.

3. Inferred or co-related value.

## **1.2 AC Electrical Characteristics**

#### **Table 1-3: AC Electrical Characteristics**

 $V_{CC}$  = 5V,  $V_{EE}$  = 0V,  $T_A$  = 0°C TO 70°C unless otherwise shown.

Parameter	Symb ol	Conditions	Min	Typ <sup>1</sup>	Max	Units	Notes	Test Level
Data Rate			143	-	540	Mb/s		1
Output Signal Swing	$V_{\rm SDO}$	R <sub>L</sub> = 75Ω	700	850	1000	mV		1
Additive Jitter	tj	270Mb/s, 300m	_	275	-	ps p-p	see Fig 5	5
		540Mb/s, 100m	_	200	-	ps p-p	see Fig 5	5
Output Rise and Fall Times (20-80%)	t <sub>r</sub> , t <sub>f</sub>	-	0.5	0.65	-	ns		3
Output Duty Cycle Distortion	_	-	_	30	_	ps		2
Input Resistance	R <sub>IN</sub>	SDI, SDI	-	10	-	kΩ		2
Input Capacitance	C <sub>IN</sub>	SDI, SDI	_	1.0	_	pF		2
Carrier Detect Response Time	t <sub>CDON</sub>	Carrier Applied $R_L = \infty$ , $C_L \le 50 pF$ on SSI/CD	-	3	_	μs		2
	t <sub>CDOFF</sub>	Carrier Removed $R_L = \infty$ , $C_L \le 50 pF$ on SSI/CD	_	30	_	μs		2
High Z Response Time	t <sub>rHIGHZ</sub>	-	-	17	-	ns		2
Input Return Loss		at 270MHz	15	20	-	dB	see Fig 8	3
Maximum Equalizer Gain	$A_{EQ}$	at 200MHz	-	40	_	dB	see Fig 4	3, 5

NOTES

1. Typical values are parametric norms at 25°C.

TEST LEVELS

1. 100% tested at 25°C.


2. Guaranteed by design.

3. Inferred or co-related value.

4. Evaluated using test setup Figure 2-1.

5. Evaluated using test setup Figure 2-2.

# 2. Test Setup









Figure 2-2: Test Setup for Figure 4-2, Figure 4-3, Figure 4-4, Figure 4-5, Figure 4-8, and Figure .


# **3. Pin Connections**




#### **Table 3-1: Pin Descriptions**

Number	Symbol	Туре	Description
1, 14	AGC-, AGC+	I	External AGC capacitor.
4, 5	SDI/SDI	I	Differential serial digital data inputs.
8	OEM	0	Output 'Eye' monitor. OEM is a single ended current mode output and requires an external $50\Omega$ pullup resistor.
9	CD_ADJ	I	Carrier detect threshold adjust.
10, 11	SDO/SDO	0	Equalized serial digital data outputs.
12	SSI/CD	0	Signal strength indicator/Carrier Detect.
13	HIGH Z	I	The $\overline{\text{SDO}}/\text{SDO}$ outputs are High Z when this pin is HIGH. If High Z functionality is not used, this input can be left floating or tied LOW.

# **4. Typical Performance Curves**



(V<sub>S</sub> = 5V,  $T_A$  = 25°C unless otherwise shown.)






Figure 4-2: Equalizer Gain vs. Frequency





Figure 4-3: Additive Jitter vs. Input Cable Length — Belden 8281










Figure 4-5: Carrier Detect Adjust Voltage Threshold Characteristics



Frequencies in MHz, impedances normalized to  $50\Omega$ .










Figure 4-8: Output Data Waveform at 540Mb/s, 200m

# **5. Detailed Description**

The GS9024 Automatic Cable Equalizer is a bipolar integrated circuit designed to equalize serial digital data signals between 30Mbps and 622Mbps. Powered from a single +5V or -5V supply, the device consumes approximately 240mW of power.

The serial data signal is connected to the input pins (SDI/SDI) either differentially or single ended. The input signal passes through a variable gain equalizing stage whose frequency response closely matches the inverse cable loss characteristic. In addition, the variation of the frequency response with control voltage imitates the variation of the inverse cable loss characteristic with cable length. The gain stage provides up to 40dB of gain at 200MHz which will typically result in equalization of greater than 350m at 270Mb/s of Belden 8281 cable.

The edge energy of the equalized signal is monitored by a detector circuit which produces an error signal corresponding to the difference between the desired edge energy and the actual edge energy. This error signal is integrated by an external differential AGC filter capacitor (AGC+/AGC-) providing a steady control voltage for the gain stage. As the frequency response of the gain stage is automatically varied by the application of negative feedback, the edge energy of the equalized signal is kept at a constant level which is representative of the original edge energy at the transmitter.

The equalized signal is DC restored, thereby restoring its logic threshold to its corrective level regardless of shifts due to AC coupling. The digital output signals have PECL voltage levels (800mV) and are available at pins SDO and SDO.

## 5.1 Output HIGH Z

A HIGH Z pin allows the data outputs to be put into a high impedance state which disconnects them from the output traces. This feature is ideal for input expansion in router applications as it eliminates the need for input muxes or crosspoints.


NOTE: The high impedance feature will only take effect if the device outputs are not muted.

## 5.2 Signal Strength Indication/Carrier Detect

The GS9024 incorporates an analog signal strength indicator/carrier detect output (SSI/CD) which indicates both the presence of a carrier and the amount of equalization applied to the signal. The voltage output of this pin versus cable length (signal strength) is shown in Figure . With 0m of cable (800mV input signal levels), the SSI/CD output voltage is approximately 4.5V.

As the cable length increases, the SSI/CD voltage decreases linearly providing accurate correlation between the SSI/CD voltage and cable length.

When the signal strength decreases to the level set at the "Carrier Detect Threshold Adjust" pin, the SSI/CD voltage goes to a logic "0" state (0.8V) and can be used to drive other TTL/CMOS compatible logic inputs. In addition, when loss of carrier is detected the SDO/SDO outputs are muted (set to a known static state).



## **5.3 Carrier Detect Threshold Adjust**

The threshold level at which loss of carrier is detected is adjustable via external resistors at the CD\_ADJ pin. The control voltage at the CD\_ADJ pin is set by a simple resistor divider circuit. The threshold level is adjustable from 200m to 350m. By default (no external resistors), the threshold is typically 320m. Connecting this pin to Ground disables the SDO/SDO muting function and allows for maximum possible cable length equalization.

This feature is designed for use in applications such as routers where signal crosstalk and circuit noise cause the equalizer to output erroneous data when no input signal is present. This problem is not solved by using a Carrier Detect function with a fixed internal reference because the signal to noise ratio on the circuit board may be significantly less than the default signal detection level set by the on- chip reference. To solve this problem, the GS9024 provides a user adjustable threshold to meet the unique conditions that exist in each user's application. Override and internal default settings are provided to give the user total flexibility.

## 5.4 Output Eye Monitor


The GS9024 provides an 'Output Eye Monitor' (OEM) which allows the verification of signal integrity after equalization, prior to reslicing. The OEM pin is an open collector current output that requires an external 50 $\Omega$  pullup resistor. When the pullup resistor is not used, the OEM block is disabled and the internal OEM circuit is powered down. The OEM provides a 0.25Vp-p signal when driving a 50 $\Omega$  oscilloscope input.

## 5.5 I/O Description

## 5.5.1 High Speed Analog Inputs (SDI/SDI)


SDI/SDI are high impedance inputs which accept differential or single-ended input drive.

Figure shows the recommended interface when a single-ended serial digital signal is used.



## 5.5.2 High Speed Outputs (SDO/SDO)


SDO/SDO are current mode outputs that require external pullups (see Figure ). The output signal swings are 800mV when 75 $\Omega$  resistors are used. A diode can be placed between V<sub>CC</sub> and the pullups to shift the signal levels down by approximately 0.7 volts. When the output traces are longer than 1 inch, controlled impedance traces should be used. The pullup resistors should be placed at the end of the output traces as they terminate the trace in its characteristic impedance (75 $\Omega$ ).



# **6.** Applications Information


The Typical Application Circuit shown on page 14 is useful for both SMPTE and DVB-ASI signals. The two AGC capacitors shown however increase the AGC time constant from the original times shown in earlier SMPTE-only application circuits. In this case a minimum off-time of 50ms is needed when break-before-make switching is used at the input in order for the AGC voltage to recover.

# 7. Typical Application Circuit



# 8. Package Dimensions

### All dimensions in millimeters.



# 9. Ordering Information

Part Number	Package	Temperature	<b>Pb-Free and Green</b>
GS9024-CKB	14 pin SOIC	0°C to 70°C	No
GS9024-CTB	14 pin SOIC Tape	0°C to 70°C	No
GS9024-CKBE3	14 pin SOIC	0°C to 70°C	Yes
GS9024-CTBE3	14 pin SOIC Tape	0°C to 70°C	Yes

## **10. Revision History**

Version	ECR	Date	Changes			
10	135403	February 2005	Added note to clarify that the High Impedance feature is available only when the device outputs are not muted.			



ELECTROSTATIC SENSITIVE DEVICES DO NOT OPEN PACKAGES OR HANDLE EXCEPT AT A STATIC-FREE WORKSTATION



DOCUMENT IDENTIFICATION

#### DATA SHEET

The product is in production. Gennum reserves the right to make changes to the product at any time without notice to improve reliability, function or design, in order to provide the best product possible.

#### **GENNUM CORPORATION**

Mailing Address: P.O. Box 489, Stn. A, Burlington, Ontario, Canada L7R 3Y3 Shipping Address: 970 Fraser Drive, Burlington, Ontario, Canada L7L 5P5 Tel. +1 (905) 632-2996 Fax. +1 (905) 632-5946

#### **GENNUM JAPAN CORPORATION**

Shinjuku Green Tower Building 27F, 6-14-1, Nishi Shinjuku, Shinjuku-ku, Tokyo, 160-0023 Japan Tel. +81 (03) 3349-5501, Fax. +81 (03) 3349-5505

#### **GENNUM UK LIMITED**

25 Long Garden Walk, Farnham, Surrey, England GU9 7HX Tel. +44 (0)1252 747 000 Fax +44 (0)1252 726 523

Gennum Corporation assumes no liability for any errors or omissions in this document, or for the use of the circuits or devices described herein. The sale of the circuit or device described herein does not imply any patent license, and Gennum makes no representation that the circuit or device is free from patent infringement.

GENNUM and the G logo are registered trademarks of Gennum Corporation.

© Copyright 1996 Gennum Corporation. All rights reserved. Printed in Canada.

www.gennum.com