

Agilent Technologies E2922B PCI-X Master Target Card

Technical Overview



Key Specifications

- · 0 to 133.4 MHz clock speed
- 64 bit data and addressing

- Fully PCI-X compliant
 53 PCI-X protocol rules
 Controllable in-system through PCI-X
 Exerciser with full capabilities, including splittransactions and 1MB data memory and real-time data generator
 Unidirectional data path verification





Agilent E2922B PCI-X Master Target Test Card

The E2922B PCI-X Master Target Test Card provides validation engineers in the semiconductor industry a fast and predictable way to setup PCI-X traffic and verify PCI-X protocol compliance of first silicon.

The E2922B is a dedicated validation solution for test setups where full population of all available PCI-X slots is required. Operated by the C-API (C Application Interface) through the PCI-X interface itself, the E2922B can be easily integrated into existing test environments. The optionally available Design Verification Test Library offers ready to use standard tests for transaction level and data level stress tests.

Target Application

The E2922B targets validation labs where multiple PCI-X master and targets are needed for validation, e.g. of chip-sets or high-end systems. The dedicated PCI-X exercising and protocol check capabilities combined with its in-system programmability, make the E2922B the ideal test tool for the computer's core logic.

Predictable system and chip validation

The E2922B features a fully controllable master and target (PCI-X Exerciser), real-time data compare and the Agilent patented Protocol Permutation and Randomizing technique. This allows engineers to validate and stress the PCI-X system with specific and fully repeatable test cases.

Ready to use stress tests

The optional available Design Verification Test Library offers a ready to use stress test, which can be fully integrated into existing test frames




Figure 1: Chip Set Validation using E2922A

Verification of PCI-X protocol compliance

The E2922B features a PCI-X protocol checker, which runs constantly, checking for PCI-X protocol rule violations in real-time. In total, 53 protocol rules are checked concurrently. All rules are derived from the PCI-X specification. Thus, just plugging the E2922B into a PCI-X system and activating the protocol rule checker allows you to check for PCI-X protocol compliance. The E2922B reports a list of all the errors that have occurred. Each individual protocol rule can be masked.

Logic Analyzer Link

The E2922B offers a connector, allowing you to connect your Logic Analyzer. Thus, all PCI-X related signals can be easily acquired using the Logic Analyzer. The connector is compatible with the Future Plus FS2104 logic analyzer link.

System benefits

- · Fully programmable traffic behavior.
- · Can be easily integrated into existing test frames.
- Predictable setup of transactional and data level test for PCI-X base silicon.
- · Stresses corner cases predictably and repeatedly.
- · Over 1,000,000 test cases in less than 5 seconds.¹
- · In-system programmable.
- · C-Application Programming Interface
- · Porting support for Linux, HP-UX, proprietary OS and DOS.

System overview

The E2922B is a short PCI-X card, which can simply be plugged into the system under test. A customer specific C program controls the test setup.

^{1 1} test case @133MHz =

 $^{(50 \}text{ clocks delay} + \text{avg.} 250 \text{ clocks for 2k bursts}) *7.5 \text{ns} = 2.5 \text{us.}$ Thus, 1,000,000 test cases need

^{= 2.5}s + 2s setup time.



Figure 2: E2922B

PCI-X Protocol Checker

The PCI-X protocol checker checks 53 PCI-X protocol rules in real-time (see table 1 for a detailed list). Each rule can be individually masked to suppress the triggering of known problems. The rules are derived from the PCI-X specification², and are designed to find any possible violations of the PCI-X protocol. When a protocol violation is detected, the protocol checker can:

- · store the rule number of the first (non-masked) violated rule
- · list all found protocol errors
- · accumulate the number of violated
- · assert the protocol violation signal on the expansion connector

Configuration space

The Agilent E2922B provides configuration space, which is fully programmable. Default values (customizable) are stored in an EEPROM on-board and are used to initialize the configuration space when the power is on. The configuration space can be disabled, making the card invisible to BIOS or O/S configuration routines. Thus, analysis test is possible without having any effect on the device or the system under test.

If the target inserts work actes on outst write or Spit Complotine, the initiator must toget between its first and second data values until the page of the page o	List of Protocol Rules and Description	Reference
turget assorts FROY for tensimists the transaction when the byte count is satisfied. The initiation is generated to deciminate the transaction when the byte count is satisfied only on an ADB. PELX Spec. 1.10.2. Rule 6 The initiation is generated to deciminate abunst transaction when the byte count is satisfied only on an ADB. PELX Spec. 1.10.2. Rule 6 The tength is generated to deciminate abunst transaction when the special speci	An initiator can terminate a transaction with master abort (deassert FRAME# and IRDY#) 8 clocks after the address phase(s).	PCI-X Spec 2.11.1.2.
The initiation is required to attendance the transaction when the type cause is satisfied, only on an ADS. POINT Spec 1.01.2. But 8 The target is premitted to demonster but with causestool before the type cause is satisfied, only on an ADS. POINT Spec 1.01.2. But 8 The target is premitted to demonster but the transactions must too be remitted with Split Response. All other target intermitted is splat Split Spec 2.0.1. The target is premitted to signal Split Barb Response on the first data phase on by the control without preceding Wat States. The target is appared to signal Split Response on the first data phase on by the control of the transaction. POINT Spec 2.10.2. All the SP CHY Spec	If the target inserts wait states on burst write or Split Completion, the initiator must toggle between its first and second data values until the target asserts TRDY# (or terminates the transaction).	PCI-X Spec 1.10.2. Rule 5
Borts With an adjult Completion transactions must not be terminated with Sight Response. All other target in primitive to signal Sight Response on the first data phase only testion are without preceding Ward Schredt. The target is primitive to signal Sight Response on the first data phase only testion are without preceding Ward Schredt. PEUX Spec. 21.1.2.4. The target demanded Disconnect on the March ADB, must ententive to do so for signal Target ADD without preceding Ward Schredt. PEUX Spec. 21.1.2.4. The target demanded Disconnect on the March ADB, must ententive to do so for signal Target ADD with with a disconnect of the March ADB. Peux can always described and floats them on the disconnect of the March ADB. Peux can always described and floats them on the disconnection with a march and peut can be seen that the peut of the March ADB. Peux can always described with the peut of the March ADB. Peux can always described with the peut of the March ADB. Peux can always described with the peut of the March ADB. Peux can always described with the peut of the March ADB. Peux can always described with the peut of the March ADB. Peux can always described with the peut of the March ADB. Peux can always described with the peut of the March ADB. Peux can always described with the peut of the March ADB. Peux can always described with the peut of the March ADB. Peux can always described with the peut of the March ADB. Peux can always described with the work of the March ADB. Peux can always described with the starthurst phase. PEUX Spec. 11.0.2. Floats 3 the March ADB. Peux can always described with the starthurst phase. PEUX Spec. 11.0.2. Floats 3 the March ADB. Peux can always described with the starthurst phase. PEUX Spec. 12.0.2. Floats 3 the March ADB. Peux can always described with the starthurst phase. PEUX Spec. 12.0.2. Floats 3 the March ADB. Peux can always described with the Spec. 12.0.2. Floats 3 the March ADB. Peux can always described with the Spec. 12.0.2. Floats 3 the March ADB. Peux can always de	The initiator is required to terminate the transaction when the byte count is satisfied.	PCI-X Spec 1.10.2. Rule 6
The target permitted to signal Single Data Phase Disconnect on the first data phase only (with or without preceding Wish States). PCEX Sign 2.11.2.2. The target places the place place on the First data phase only (with or without preceding Wish States). PCEX Sign 2.11.2.2. The target deseared to signal Single Sign 2.11.2.2. The many target signal Sign 2.11.2.2. The most bear in over members of target initial west states for a hurst write and Split Completion. PCEX Sign 2.11.2.2. PCEX Sign 2.11.2.3. After 8 PCEX Sign 2.11.2.	The initiator is permitted to disconnect a burst transaction (before the byte count is satisfied) only on an ADB.	PCI-X Spec 1.10.2. Rule 7
The target paremitted to signal Spit Response on the first data phase only (with or without preceding with States). Pol X Spec 2.11.2.4. There must be an even number of terriport initial variety states for the less of the part of already deasserted (less of the part of already deasserted) and floats them one coloral for the part of already deasserted (less of the part of already deasserted) and floats them one coloral for the part of already deasserted (less of the part of already deasserted) and floats them one coloral floats of the part of already deasserted (less of the part of already deasserted) and floats them one coloral floats of the part of already deasserted (less of the part of already deasserted) and floats them one coloral floats of the part of already deasserted (less of the part of already deasserted). POL X Spec 1.10.8. Rule 8 POL X Spec 1.10.8. Rule 9 POL X Spec 1.10.8. Rule 8 POL X Spec 1.10.8. Rule 9	Burst Write and Split Completion transactions must not be terminated with Split Response. All other target terminations are permitted.	PCI-X Spec 2.6.1.
Dies the target has appeided Disconnect on Nixt ADB, it must continue to due to regard I rappet Aburty until the end of the transaction. PDLX Spec 1.10.3, Blob 8 The trapet deseasers INSERLY, STOPP and 100% of the size that data phase is five an ont already deasserted) and floats them not clear that them not be the none once where the target initial world states for a burst write and Split Completion. If a PCI X target signals Data Transfer (with or without proceding Wall States), the turget is limited to deconnecting the transaction on an ABB and part with the year cannot in a distriction. PDLX Spec 1.10.3, Blob 8 PDLX Spec 1.10.3, Blob 8 PDLX Spec 1.10.2, Blob 55 RAME of cannot be dissostered unless BOYE was asserted. PDLX Spec 1.10.2, Blob 56 RAME FAME FAME ABB and the exastered during the same transaction. PDLX Spec 1.10.2, Blob 56 RAME FAME FAME ABB asserted for the first time. IBOYE must not go low when FAME Fais high. PDLX Spec 1.10.2, Blob 56 RAME of cannot be dissostered before the strictions phase. PDLX Spec 1.10.2, Blob 56 RAME of cannot be substricted by the second of the strict was a second of the second	The target is permitted to signal Single Data Phase Disconnect on the first data phase only (with or without preceding Wait States).	•
The target descerts (DYSELF, STORP and TRDYF one clock after the lest data phase of they are not already descerted) and floats them one clock after the lest data phase of they are not already descerted) and floats them one clock after the lest data phase of they are not already descerted). There must be an even number of target initial wast states for a burst write and Spit Completion. FOLK Spite 1.10.8 fluid 5 FOLK Spite 1.10.8 fluid 6 FOLK Spite 1.10.8 fluid 5 FOLK Spite 1.10.8 fluid 6 FOLK Spi		
nee clock after that. There must be an even number of target initial vasit states for a burst write and Spit Completion. FELX Spec 1.9.2. Red 5 FELX Spec 1.10.2. Red 5 RAME only contrib the procent satisfaction. FELX Spec 1.10.2. Red 5 RAME only contrib the count is satisfact. FELX Spec 1.10.2. Red 5 RAME only contrib the process of security of the satisfaction of the satisfa		
It a PEL X rapes i signate Data Transfer for with our preceding Wait States), the target is limited to disconnecting the transaction on an ADD and Long that the buy count is astirtified. PELX Spec. 1, 10,3. Rule 5 RIMMER cannot be deasserted used clocks after the attribute phase. FIGURE Common the deasserted two clocks after the attribute phase. FIGURE Common that is when FRAMEF is asserted for the first time. IROY must not go low when FRAMEF is high. PELX Spec. 1, 10,2. Rule 30 Attensaction starts when FRAMEF is asserted for the first time. IROY must not go low when FRAMEF is high. PELX Spec. 1, 10,2. Rule 30 Attensaction starts when FRAMEF is asserted for the first time. IROY must not go low when FRAMEF is high. PELX Spec. 1, 10,2. Rule 30 Attensaction starts when FRAMEF is asserted for the the first time. IROY must not go low when FRAMEF is high. PELX Spec. 1, 10,2. Rule 30 TROYS must not be asserted during the same transaction or till the target signals a termination. PELX Spec. 2, Rule 2-6 and PCI Spec. Appendix C. Rule 2-6 and PCI Spec. 2, Rule 2-6 and PCI Spec. 3, Rule 2-6 and PCI Spec. 2, Rule 2-6	one clock after that.	
ABO and you cann it is statisfied). FRAME cannot be asserted, it cannot be reasserted diving the same transaction. PCI Spec Appendix C. Rule 8c When FRAMEs has been disasserted, it cannot be reasserted diving the same transaction. PCI Spec L. Spec 1.10.2. Rule 30 histories Will States are not permitted At transaction starts at utilities of the states are not permitted. At transaction starts was FRAMEs is asserted for the first time. IRDY must not be asserted diving the same transaction or IR It to target signals a termination. PCI Spec 1.10.2. Rule 30 and PCIA Spec 2.10. Rule 30 and PCIA Spec 2.10. Rule 30 and PCIA Spec 2.10. Rule 30 and PCIA Spec 3.10. Rule 30		
When FRAMEF has been disasserted, it cannot be reasserted during this same transaction. POT Spec 1.10.2 Rule 3b Initiator Wall States are not permitted A transaction states are not permitted POT Spec 1.10.2 Rule 3b DOTES append to Rule 3b and POT Spec 2.9 POT Spec 1.10.2 Rule 3b DOTES append to Rule 3b and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 2.8 Table 2 8 and POT Spec 2.9 POT Spec 3.8 Table 2 8 and POT Spec 2.9 POT Spec 3.8 Table 2 8 and POT Spec 2.9 POT Spec 3.8 Table 2 8 and POT Spec 2.9 POT Spec 3.8 Table 2 8 and POT Spec 2.9 POT Spec 3.8 Table 2 8 and POT Spec 3.8 POT Spec 3.8 Table 2 8 and POT Spec 3.8 POT Spec 3.8 Table 2 8 and POT Spec 3.8 POT Spec 3.8 Table 2 8 and POT Spec 3.8 POT Spec 3.8 Table 2 8 and POT Spec 3.8 POT Spec 3.8 Table 2 8 and POT Spec 3.8 POT Spec 3.8 Table 2 8 and POT Spec 3.8 POT Spec 3.8 Table 3 8 and Spec 3.8 POT Spec 3.8 Table 3 8 and Spec 3.8 POT Spec 3.8 Table 3 8 and Spec 3.8 POT Spec 3.8 Table 3 8 and Spec 3.8 POT Spec 3.8 Table 3 8 and Spec 3.8 POT Spec 3.8 Table 3 8 and Spec 3.8 POT Spec 3.8 Table 4 8 and Spec 3.8 POT Spec 3.8 Table 4 8 and Spec 3.8 POT Spec 3.8 Table 4 8 and Spec 3.8 POT Spec 3.8 Table 4 8 and Spec 3.8 POT Spec 3.8 Table 4 8 and Spec 3.8 POT Spec 3.8 Table 4 8 and Spec 3.8 POT Spec 3.8 Table 4 8 and Spec 3.8 POT Spec 3.8 Table 4 8 and Spec 3.8 POT Spec 3.8 Table 4	ADB only (until the byte count is satisfied).	•
RIDFY must be asserted two clocks after the attribute phase. PCLX Spec 1.10.2 Rule 3b	FRAME# cannot be deasserted unless IRDY# was asserted.	
Initiator Wei Stries are not permitted Annascation status when FRAMEE is searched from the first time. IRIDY# must not go low when FRAMEE is high. PCI Spec 28, Table 2 do and PCI Spec 29, and PCI Spec 29, and PCI Spec 2, Table 2 do and PCI Spec 29, and PCI Spec 2, Table 2 do and PCI Spec 29, and PCI Spec 2, Table 2 do and PCI Spec 29, and PCI Spec 2, Table 2 do and PCI Spec 29, and PCI Spec 2, Table 2 do and PCI Spec 3, Ta		
A transaction starts when FRAME* is asserted for the first time. IRDY# must not a plow when FRAME* is high. PCI Spec Appendix C, Rule 7 and 8c Discos asserted flow from starts according to the sacratic flow of the Common Start of the Spec 2.8 Table 2 and PCI Spec Appendix C, Rule 7 and 8c Discos asserted flow from the according to the sacratic flow of the Spec 2.8 Table 2 and PCI Spec Appendix C, Rule 7 and 10 flow of TRDY* has been asserted. It must not be disasserted and reasserted during the sacratic flow of the Spec 2.8 Table 2 and PCI Spec Appendix C, Rule 3 (PCI Spec 1.10.3 Rule 3 per 1.10.3	IRDY# must be asserted two clocks after the attribute phase.	•
Discs asserted RIDY must to be asserted before the attribute phases, but two or more clocks later. PENT Spec 2.8 Table 2.6 and PCIX Spec 2.8. Table 3.6 DRISKIE must to asserted furity to the edge at which the target asserts TROY?. DEVSELE must not be asserted furity to more than 6 clocks after the address phase. DEVSELE must not be asserted furity or more than 6 clocks after the address phase. DEVSELE must not be asserted furity and Single Late Place Disconnect. DEVSELE must not be asserted furity and Single Late Place Disconnect. DEVSELE must not be asserted furity to the season of		
FELX Spec 2.8. and PCI Spec Appendix Divers TROYF has been asserted; it must not be desasted and reasserted during the same transaction (no subsequent wait states). PCIX Spec 1.0.3. Rule 4 DENSELF must to the asserted prior to the edge at velocit the target asserts TROYF. DENSELF must not be asserted prior to the edge at velocit the target asserts TROYF. DENSELF must not be asserted during a special cycle or if a reserved command last been used. PCIX Spec 2.8. and PCIX Spec 2.7.3. PCIX Spec 2.8. and PCIX Spec 2.8. and PCIX Spec 2.8. PCIX Spec 2.8. and PCIX Spec 2		
Once TBDY# has been asserted, it must not be deasserted and reasserted during the same transaction (no subsequent wait states). DENSEL# must not be sestered for in the edge at which the target asserts IBDY#. PCIX Spec 2.8 and PCIX Spec 2.9.1. DENSEL# must not be asserted of the special cycle of it a reserved command has been used. PCIX Spec 2.8.4 and PCIX Spec 2.9.3. DENSEL# must not be asserted of 1.5 or more than 6 clocks after the address phase. PCIX Spec 2.8.4 and PCIX Spec 2.8. PCIX Spec 2.8. PCIX Spec 2.8. PCIX Spec 2.8. PCIX Spec 1.10.3 Rule 3 DENSEL# must not be desserted with the Israel data phase has completed, except to signal Data Transfer, Wait DENSEL# must be desserted without DEVEL#, and offining base Parks Disconnect. PCIX Spec 1.10.3 Rule 3 TCIX Spec 1.10.3 Rule 3 TCIX Spec 1.10.3 Rule 8 TCIX Spec 1.10.3 Rule 8 TCIX Spec 1.10.3 Rule 8 TCIX Spec 1.10.1 Rule 12; PCI spec Appendix 6 FOLX Spec 1.10.1 Rule 12; PCI spec Appendix 6 FOLX Spec 1.10.3 Rule 4 To the target signals Split Response, Target Abort or Retry, the target must do so within eight clocks of the assertion of FRAME#. PCIX Spec 1.10.3 Rule 4 TCIX Spec 1.1		
Diese TROY has been asserted, it must not be desserted and creasserted during the same transaction (no subsequent wait states). PCIX Spec 1.10.3. Rule 4 PCIX Spec 1.10.3. Rule 4 PCIX Spec 1.10.3. Rule 4 PCIX Spec 2.8. and PCIX Spec 2.9.1 PCIX Spec 2.8. and PCIX Spec 2.9.1 PCIX Spec 2.8. and PCIX Spec 2.7.3 PCIX Spec 2.8. and PCIX Spec 2.7.3 PCIX Spec 3.8. and PCIX Spec 2.7.3 PCIX Spec 3.8. and PCIX Spec 2.7.3 PCIX Spec 1.10.3. Rule 3 States. Target Aborts, Split Response, Party and Single Data Phase Disconnect. PCIX Spec 1.10.3. Rule 3 STOPP must not be asserted without DEVSELF being asserted, except Roll Spec Spec 1.10.3. Rule 3 STOPS must not be asserted without DEVSELF being asserted, except Roll Spec Spec 1.10.1. Rule 12 PCIX Spec 1.10.1. Rule 12 PCIX Spec 1.10.3. Rule 3 PCIX Spec 1.10.3. Rule 4 PCIX Spec 1.10.3. Rule 3 PCIX Spec 1.10.3. Rule 4 PCIX Spec 2.1.3.3. Requirement 4 He and of the transaction. PCIX Spec 2.1.3.3. Requirement 4 He and of the transaction. PCIX Spec 2.1.3.3. Requirement 4 He and of the transaction as 9 AB bit indicate asserts RED64# with PCIX Spec 2.1.3. PCIX Spec 2.1.3.3. Requirement 4 He and of the transaction as 9 AB bit indicate asserted with PCIX Spec 3.8. PCIX Spec 2.1.3.3. Requirement 4 PCIX Spec 2	I KUY# must not be asserted before the attribute phase, but two or more clocks later.	
DEVSEL# must not be asserted from to the edge at which the target asserts TRDY# . PCIX Spec 2.8 and PCIX Spec 2.9. and PCIX Spec 2.7.3. DEVSEL# must not be asserted during a special cycle of it of a reserved command has been used. PCIX Spec 2.8. PCIX Spec 2.7.3. DEVSEL# must not be asserted 1.5 or more than 6 clocks after the address phase. PCIX Spec 1.10.3 Rule 3 Status. Target Asserts EVPSEL#, it cannot be desasserted until the last data phase has completed, except to signal Data Transfer, Wait Status. Target About 7, 2011 Spec 1.10.3 Rule 3 STORP must not be asserted without DEVSEL# being asserted, except RST being asserted. PCIX Spec 1.10.1 Rule 12; PCI Spec Appendix (If the target signals Split Response, Target Abort or Retry, the target must do so within eight clocks of the assertion of FRAME#. PCIX Spec 1.10.3 Rule 4 If the target signals Split Response, Target Abort or Retry, the target must do so within eight clocks of the assertion of FRAME#. PCIX Spec 1.10.3 Rule 4 If the target signals Split Response, Target Abort or Retry, the target must do so within eight clocks of the assertion of FRAME#. PCIX Spec 1.10.3 Rule 4 If the target signals Split Response, Target Abort or Retry, the target must do so within 16 clocks of the assertion of FRAME#. PCIX Spec 1.10.3 Rule 4 ASSERTIAN or only be asserted, when RED64# was asserted before IACK64# is a response to RED64#). PCIX Spec 1.10.3 Rule 4 PCIX Spec 1.10.3 Rul	Once TDDY# has been asserted it must not be descented and respected during the same transfer for substances that it is	
DEVSELE must not be asserted during a special cycle or if a reserved command has been used. PCIX Spec 2.4 and PCIX Spec 2.7.3. DEVSELE must not be asserted 1.5 more than 6 clocks after the address phase. After a Target asserts DEVSELE, it camon the deasserted until the last data phase has completed, except to signal Data Transfor, Wait PCIX Spec 1.10.3 Rule 3 PCIX Spec 1.10.3 Rule 3 PCIX Spec 1.10.3 Rule 3 PCIX Spec 1.10.3 Rule 8 PCIX Spec 1.10.3 Rule 9 PCIX Spec 1.10.3 Rule 4 PCIX	· · · · · · · · · · · · · · · · · · ·	
DEVSELE must not be asserted 41, 5 or more than 6 clocks after the address phase. PCIX Spec 1, 10.3 Rule 3 Stotes, Target Abort, Spit Response, Retry and Single Data Phase Disconnect. PCIX Spec 1, 10.3 Rule 3 Stotes, Target Abort, Spit Response, Target Abort or Retry, the target must do so within eight clocks of the asserted one clock after last transfer. PCIX Spec 1, 10.3 Rule 3 Stotes, Target Abort, Spit Response, Target Abort or Retry, the target must do so within eight clocks of the assertion of FRAME#. PCIX Spec 1, 10.3 Rule 4 If the target signals Spit Response, Target-Abort or Retry, the target must do so within eight clocks of the assertion of FRAME#. PCIX Spec 1, 10.3 Rule 4 If the target signals Single Data Phase Disconnect, Data Transfer or Disconnect on Next ADB, the target must do so within 16 clocks of the assertion of FRAME#. PCIX Spec 1, 10.3 Rule 4 PCIX Spec 2, 10.3 Rule 4 PCIX Spec 3, 8 A 64 bit initiat on such such such such such such such such		
After a Target asserts DEVSEL#, it cannot be deasserted until the last data phase has completed, except to signal Data Transfer, Wait STOPF must be deasserted one clock after last transfer. PCLX Spec 1.10.3 Rule 3 STOPF must not be asserted without DEVSEL# being asserted, except RST# being asserted. PCLX Spec 1.10.3 Rule 8 PCLX Spec 1.10.3 Rule 8 PCLX Spec 1.10.3 Rule 9 PCLX Spec 1.10.3 Rule 4 PCLX Spec 1.10.3		
States. Target Abort. Split Response, Retry and Single Data Phase Disconnect. PCIX Spec 1.10.3 Rule 9 PCIX Spec 1.10.3 Rule 9 PCIX Spec 1.10.1 Rule 12; PCI spec Appendix C Rule 14, spec 6 If the target signals Split Response, Target Abort or Retry, the target must do so within eight clocks of the assertion of FRAME#. PCIX Spec 1.10.3 Rule 4 PCIX Spec 3.8. A 8-bit initiator asserts RED64# with FRAME# asserted before (ACK64# is a response to RED64#) Reter of the transaction. PCIX Spec 3.8. PCIX Spec 2.12.3. Requirement 4 the end of the transaction as 64-bit data transfer. It deasserts ACK64# with DEVSEL# to pCIX Spec 2.12.3. Requirement 4 PCIX Spec 2.12.3. Requirement 4 PCIX Spec 2.12.3. Requirement 4 PCIX Spec 2.12.3. Requirement 2 PCIX Spec 3.8.2 PCIX Spec 2.12.3. Requirement 2 PCIX Spec 3.8.2 PCIX Spec 3.8.3 PCIX Spec 5.3 ADI31:0) data parity error occurred but was not signaled. PCIX Spec 5.3 ADI31:0) data parity error occurred but was not signaled. PCIX Spec 5.3 ADI31:0) data parity error occurred but was not signaled. PCIX Spec 5.3 ADI31:0) data parity error occurred but was not signaled. PCIX Spec 5.3 ADI31:0) data parity er		
STOP# must not be asserted without DEVSEL# being asserted, except RST# being asserted. If the target signals Split Response, Target-Abort or Retry, the target must do so within eight clocks of the assertion of FRAME#. PCLX Spec 1. 10.3 Rule 4 PCLX Spec 2. 12.3. Requirement 4 He end of the transaction. If a G4-bit instanct on the same timing as FRAME# to request a G4-bit data transfer. It deasserts ACK6## with DEVSEL# to the address response to REG04# must not be used with special cycle or interrupt the acknowledge command. Only burst transactions (memory commands other than Spec 2. 12.3. Requirement 2 PCLX Spec 2. 12.3. Requirement 2 PCLX Spec 2. 12.3. Requirement 2 PCLX Spec 3. 3. 3. 2 PCLX Spec 3. 3. 3. 2 PCLX Spec 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3. 3.	States, Target Abort, Split Response, Retry and Single Data Phase Disconnect.	1 of A opec 1. 10.5 ftule o
Hub 14, spec 6 If the target signals Split Response, Target Abort or Retry, the target must do so within eight clocks of the assertion of FRAME#. PCIX Spec 1.10.3 Rule 4 PCIX Spec 3.8. A 64-bit initiator asserts RE064# with the same timing as FRAME# to request a 64-bit data transfer. It deasserts RE064# with FRAME# at the end of the transaction. If a 64-bit target is addressed by a transaction that does have RE064# with DEVSEL# at the end of the transaction. If a 64-bit target is addressed by a transaction that does have RE064# with DEVSEL# at the end of the transaction. RE064# must not be used with special cycle or interrupt the acknowledge command. Only burst transactions (memory commands other than Momory read DW0RD) use 64-bit data transfers. PCIX Spec 2.12.3 Requirement 2 PCIX Spec 2.12.3 Requirement 4 PCIX	DEVSEL# must be deasserted one clock after last transfer.	·
If the target signals Split Response, Target-Abort or Retry, the target must do so within eight clocks of the assertion of FRAME#. PCLX Spec 1.10.3 Rule 4 (If the target signals Split Response, Target-Abort or Retry, the target must do so within 16 clocks of the assertion of FRAME#. ACK64# may only be asserted, when RE084# was asserted before (ACK64# is a response to RE064#). ACK64# may only be asserted, when RE084# was asserted before (ACK64# is a response to RE064#). ACK64# may only be asserted, when RE084# was asserted before (ACK64# is a response to RE064#). ACK64# may only be asserted, when RE084# was asserted before (ACK64# is a response to RE064#). ACK64# may only be asserted, when RE064# was asserted before (ACK64# is a response to RE064#). ACK64# must not be used with special cycle or interrupt the acknowledge command. Only burst transaction. RE064# must not be used with special cycle or interrupt the acknowledge command. Only burst transactions (memory commands other than Mamory read DWR070) use Abit data transfers. For DWORD Transactions, RE064# must be deasserted. PCLX Spec 2.12.3. Requirement 2 PCLX Spec 2.12.3.	STOP# must not be asserted without DEVSEL# being asserted, except RST# being asserted.	
If the target signals Single Data Phase Disconnect, Data Transfer or Disconnect on Next ADB, the target must do so within 16 clocks of the assertion of FRAME#. ACK64# may only be asserted, when RE064# was asserted before (ACK64# is a response to RE064#). A 64-bit initiator asserts RE064# with the same timing as FRAME# to request a 64-bit data transfer. It deasserts RE064# with FRAME# at the end of the transaction. If a 64-bit drarget is addressed by a transaction that does have RE064# asserted with FRAME#, the target asserts ACK64# with DEVSEL# to complete the transaction as a 64-bit target. It deasserts ACK64# with DEVSEL# at the end of the transaction as a 64-bit target. It deasserts ACK64# with DEVSEL# at the end of the transaction as a 64-bit target. It deasserts ACK64# with DEVSEL# at the end of the transaction. RE064# must not be used with special cycle or interrupt the acknowledge command. Only burst transactions finemery commands other than Memory read DWORDI use 64-bit data transfers. FCI X Spec 2.12.3. Requirement 2 PERR# may never be asserted three clocks after the address phase for earlier in a transaction) or during a special cycle. During WRITE, PERR# may be asserted three clocks after RDY#, during READ, PERR# may be asserted three clocks after TRDY#. ADI31::0] address parity error. ADI33::0] address parity error occurred but was not signaled. PCI X Spec 3. ADI33::0] data parity error occurred but was not signaled. PCI X Spec 5.3. ADI33::0] data parity error occurred but was not signaled. PCI X Spec 3. ADI33::0] data parity error occurred but was not signaled. PCI X Spec 3. ADI33::0] data parity error occurred. PCI Spec Appendix C, Rule 32 b ADI33::0] data parity error occurred. PCI Spec Appendix C, Rule 32 b ADI33::0] data parity error occurred. PCI Spec Appendix C, Rule 32 b ADI33::0] data parity error occurred. PCI Spec Appendix C, Rule 32 b ADI33::0] data parity error occurred. PCI Spec Appendix C, Rule 32 b ADI33::0] data parity error occurred. PCI Spec Appendix C,	If the target signals Split Response, Target-Abort or Retry, the target must do so within eight clocks of the assertion of FRAME#.	
A 64-bit initiator asserts RE064# was asserted, when RE064# was asserted before (ACK64# is a response to RE064#). PCIX Spec 2.12.3. Requirement 4 the end of the transaction. If a 64-bit target is addressed by a transaction that does have RE064# asserted with FRAME#, the target asserts ACK64# with DEVSEL# to complete the transaction as a 64-bit target. It deasserts ACK64# with DEVSEL# at the end of the transaction. RE064# must not be used with special cycle or interrupt the acknowledge command. Only burst transactions (memory commands other than because with special cycle or interrupt the acknowledge command. Only burst transactions (memory commands other than because with special cycle or interrupt the acknowledge command. Only burst transactions (memory commands other than because with special cycle or interrupt the acknowledge command. Only burst transactions (memory commands other than because with special cycle or burst transactions) asserted three clocks after the address phase (or earlier in a transaction) or during a special cycle. During WRITE, PCIX Spec 2.12.3. Requirement 2 PCIX Spec 2.12.	If the target signals Single Data Phase Disconnect, Data Transfer or Disconnect on Next ADB, the target must do so within 16 clocks of the	•
the end of the transaction. If a 64-bit target is addressed by a transaction that does have REG64# asserted with FRAME#, the target asserts ACK64# with DEVSEL# to proceed the transaction as a 64-bit target. It deasserts ACK64# with DEVSEL# at the end of the transactions. REG64# must not be used with special cycle or interrupt the acknowledge command. Only burst transactions (memory commands other than Memory read DWORD) use 64-bit data transfers. For DWORD Transactions, REG64# must be deasserted. PCI.X Spec 2.12.3. Requirement 2 PCIRS pec 3.8.2 PERR# may never be asserted three clocks after the address phase (or earlier in a transaction) or during a special cycle. During WRITE, PCI Spec 3.8.2 PERR# may be asserted three clocks after IRDV#, during READ, PERR# may be asserted three clocks after TRDV#. AD[31::0] address parity error. AD[31::0] address parity error. PCI Spec Appendix C, Rule 32 b AD[63::32] address parity error occurred but was not signaled. PCI.X Spec 5.3. AD[63::32] data parity error occurred but was not signaled. PCI.X Spec 5.3. AD[63::32] data parity error occurred. PCI Spec Appendix C, Rule 32 b PCI.X Spec 5.3. AD[63::32] address parity error occurred. PCI Spec Appendix C, Rule 32 b AD[63::32] address parity error occurred. PCI Spec Appendix C, Rule 32 b AD[63::32] address parity error occurred. PCI Spec Appendix C, Rule 32 b AD[63::32] address parity error occurred. PCI Spec Appendix C, Rule 32 b AD[63::32] address parity error occurred. PCI Spec S, Appendix C, Rule 32 b AD[63::32] address parity error occurred. PCI Spec S, Spec 5.3. AD[63::32] address parity error occurred. PCI Spec S, Spec S, S, Spec S,	ACK64# may only be asserted, when REQ64# was asserted before (ACK64# is a response to REQ64#).	PCI Spec 3.8.
If a 64-bit target is addressed by a transaction that does have RE064# asserted with FRAME#, the target asserts ACK64# with DEVSEL# at the end of the transaction. REC04F must not be used with special cycle or interrupt the acknowledge command. Only burst transactions (memory commands other than Memory read DWORD) use 64-bit data transfers. For DWORD Transactions, RE064# must be deasserted. PCLX Spec 2.12.3. Requirement 2 PERR# may not be asserted three clocks after the address phase (or earlier in a transaction) or during a special cycle. During WRITE, PCLS Spec 3.12. Requirement 2 PERR# may be asserted three clocks after RDV#, during READ, PERR# may be asserted three clocks after RDV#. ADI31::0) address parity error. PCL Spec Appendix C, Rule 32 b ADI63::32) address parity error occurred but was not signaled. PCLX Spec 5.3. ADI63::23) data parity error occurred but was not signaled. PCLX Spec 5.3. ADI63::32) data parity error occurred but was not signaled. PCLX Spec 5.3. ADI63::32) data parity error occurred. PCL Spec Appendix C, Rule 32 c PCLX Spec 5.3. ADI63::32) data parity error occurred. PCL Spec Appendix C, Rule 32 c PCLX Spec 5.3. ADI63::32) data parity error occurred. PCL Spec Appendix C, Rule 32 c PCLX Spec 5.3. ADI63::32) data parity error occurred. PCL Spec Appendix C, Rule 32 c PCLX Spec 5.3. ADI63::32) data parity error occurred. PCL Spec Appendix C, Rule 32 c PCLX Spec 2.4. DCL Spec Appendix C, Rule 32 c PCLX Spec 2.4. DCL Spec Appendix C, Rule 32 c PCLX Spec 2.4. DCL Spec Appendix C, Rule 32 c PCLX Spec 2.4. DCL Spec Appendix C, Rule 32 c PCLX Spec 2.4. DCL Spec 2.4. DCL Spec Appendix C, Rule 32 c PCLX Spec 2.4. DCL Spec 2.12.1.3 a	A 64-bit initiator asserts REQ64# with the same timing as FRAME# to request a 64-bit data transfer. It deasserts REQ64# with FRAME# at the end of the transaction.	PCI-X Spec 2.12.3. Requirement 4
REO64# must not be used with special cycle or interrupt the acknowledge command. Only burst transactions (memory commands other than Memory read DWORD) use 84-bit data transfers. PCI-X Spec 2.12.3. Requirement 2 PERR# may never be asserted three clocks after the address phase (or earlier in a transaction) or during a special cycle. During WRITE, PCI Spec 3.8.2 PCI Spec 3.8.2 PCI Spec Appendix C, Rule 32 b ADI[31::0] address parity error. ADI[31::0] address parity error occurred but was not signaled. PCI-X Spec 5.3. ADI[31::0] data parity error occurred but was not signaled. PCI-X Spec 5.3. ADI[31::0] data parity error occurred. PCI Spec Appendix C, Rule 32 b ADI[33::0] data parity error occurred. PCI Spec Appendix C, Rule 32 b ADI[33::0] data parity error occurred. PCI Spec Appendix C, Rule 32 b ADI[33::0] data parity error occurred. PCI Spec Appendix C, Rule 32 b PCI-X Spec 5.3. ADI[31::0] data parity error occurred. PCI Spec Appendix C, Rule 32 c PCI Spec Appendix C, Rule 32 c PCI-X Spec 2.12.1. ADI[31::0] data parity error occurred. PCI Spec Appendix C, Rule 32 c PCI-X Spec 2.12.1. PCI-X Spec 2.12.1	If a 64-bit target is addressed by a transaction that does have REQ64# asserted with FRAME#, the target asserts ACK64# with DEVSEL# to	PCI-X Spec 2.12.3.
For DWORD Transactions, REQ64# must be deasserted. PCI X Spec 2.12.3. Requirement 2 PERR# may never be asserted three clocks after the address phase (or earlier in a transaction) or during a special cycle. During WRITE, PCI Spec 3.8.2 PCI Spec Appendix C, Rule 32 b AD[31::0] address parity error. PCI Spec Appendix C, Rule 32 c AD[31::0] data parity error occurred but was not signaled. PCI X Spec 5.3. AD[31::0] data parity error occurred but was not signaled. PCI X Spec 5.3. AD[31::0] data parity error occurred. PCI Spec Appendix C, Rule 32 b AD[31::0] data parity error occurred. PCI Spec Appendix C, Rule 32 b AD[31::0] data parity error occurred. PCI Spec Appendix C, Rule 32 b AD[31::0] data parity error occurred. PCI Spec Appendix C, Rule 32 c FCI Spec Appendix C, Rul	REQ64# must not be used with special cycle or interrupt the acknowledge command. Only burst transactions (memory commands other than	PCI-X Spec 2.4. and 2.7.
PERR# may never be asserted three clocks after the address phase (or earlier in a transaction) or during a special cycle. During WRITE, PERR# may be asserted three clocks after IRDY#, during READ, PERR# may be asserted three clocks after TRDY#. PCI Spec Appendix C, Rule 32 b AD[63::32] address parity error. PCI Spec Appendix C, Rule 32 c AD[31::0] data parity error occurred but was not signaled. PCI-X Spec 5.3. AD[63::32] data parity error occurred but was not signaled. PCI-X Spec 5.3. AD[63::32] data parity error occurred. PCI Spec Appendix C, Rule 32 b AD[63::32] data parity error occurred. PCI Spec Appendix C, Rule 32 b AD[63::32] data parity error occurred. PCI Spec Appendix C, Rule 32 b AD[63::32] data parity error occurred. PCI Spec Appendix C, Rule 32 c For I/O and DWORD memory transactions, AD [1:0] and byte enables coding must have a defined relationship in the PCI-X Spec Reserved commands are reserved for future use. PCI-X Spec 2.4 DDAC is not allowed immediately after a DAC. During the data phases C/BE# bus must be driven high for all Burst Transactions except Memory Write. PCI-X Spec 2.6. During a Dual Address Cycle, a 64-bit master has to drive the upper half of the address on AD[63::32] in the initial and in the second address phase of a Dual Address Cycle, AD [63:32] and AD [31:0] contain duplicate copies of the upper half of the address. PCI-X Spec 2.12.1.3 a i) During a Dual Address Cycle, a 64-bit master has to drive the bus command on C/BE [7::4]# in the initial and the second address phase. In the second address phase of a Dual Address Cycle, C/BE [7::4]# and C/BE [3::0]# contain duplicate copies of the transaction command. PCI-X Spec 2.12.1.3 a ii) During a Dual Address Cycle, a 64-bit master has to drive the bus command on C/BE [7::4]# in the initial and the second address phase. In the second address phase of a Dual Address Cycle, C/BE [7::4]# and C/BE [3::0]# contain duplicate copies of the transaction command. PCI-X Spec 2.12.1.3 a ii) PCI-X Spec 2.12.1.3 a ii) PCI-X Spec 2.12.1.3 a ii		PCI-X Spec 2.12.3. Requirement 2
AD[31::0] address parity error. AD[31::0] data parity error occurred. AD[31::0] data parity error occurred but was not signaled. AD[31::0] data parity error occurred but was not signaled. AD[31::0] data parity error occurred. AD[31::0] error defined relationship in the PCI-X Spec 2.12.1.3 a i) AD[31::0] data parity error occurred. AD[31::0] error defined relationship in the PCI-X Spec 2.12.1.3 a i) AD[31::0] data parity error occurred. AD[31::0] error defined relationship in the PCI-X Spec 2.12.1.3 a i) AD[31::0] error defined relationship in the PCI-X Spec 2.12.1.3 a i) AD[31::0] error defined relationship in the PCI-X Spec 2.12.1.3 a i) AD[31::0] error defined relationship in the PCI-X Spec 2.12.1.3 a i) AD[31::0] error defined relationship in the PCI-X Spec 2.12.1.3 a i) AD[31::0] error defined relationship in the PCI-X Spec 2.12.1.3 a i) AD[31::	PERR# may never be asserted three clocks after the address phase (or earlier in a transaction) or during a special cycle. During WRITE,	
AD[63::32] address parity error occurred but was not signaled. AD[31::0] data parity error occurred but was not signaled. AD[31::0] data parity error occurred but was not signaled. AD[31::0] data parity error occurred but was not signaled. AD[31::0] data parity error occurred. PCI Spec Appendix C, Rule 32 b AD[63::32] data parity error occurred. PCI Spec Appendix C, Rule 32 c See table 2.2 in the PCI-X Spec C Reserved commands are reserved for future use. PCI-X Spec 2.4 PCI Spec 3.9 and PCI-X Spec 2.12.1. During the data phases C/BE# bus must be driven high for all Burst Transactions except Memory Write. PCI-X Spec 2.6. PCI-X Spec 2.6. PCI-X Spec 2.12.1.3 a i) During a Dual Address Cycle, a 64-bit master has to drive the upper half of the address on AD[63::32] in the initial and in the second address phase of a Dual Address Cycle, AD [63::32] and AD [31:0] contain duplicate copies of the upper half of the address. In the second address phase of a Dual Address Cycle, C/BE [7::4]# and C/BE [3::0]# contain duplicate copies of the transaction command. DWORD Transactions only support a single data phase. PCI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. PCI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. PCI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. PCI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. PCI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. PCI-X Spec 2.12.1.3 a ii) PCI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. PCI-X Spec 2.12.1.3 a ii) PCI-X		PCI Spec Appendix C. Rule 32 b
AD[63::32] data parity error occurred but was not signaled. AD[31::0] data parity error occurred. AD[63::32] data parity error occurred. AD[63::32] data parity error occurred. AD[63::32] data parity error occurred. PCI Spec Appendix C, Rule 32 c PCI Spec 3.3.3.3.3 PCI Spec Appendix C, Rule 32 c PCI Spec 3.3.3.3.3 PCI Spec Appendix C, Rule 32 c PCI Spec Appendix C, Rule 32 c PCI Spec Appendix C, Rule 32 c PCI Spec 3.3.3.3.3 PCI Spec 3.3.3.3.3	AD[63::32] address parity error.	
AD[31::0] data parity error occurred. AD[63::32] data parity error occurred. AD[63::32] data parity error occurred. PCI Spec Appendix C, Rule 32 c For I/O and DWORD memory transactions, AD [1:0] and byte enables coding must have a defined relationship in the PCI-X Spec Reserved commands are reserved for future use. PCI-X Spec 2.4 DAC is not allowed immediately after a DAC. During the data phases C/BE# bus must be driven high for all Burst Transactions except Memory Write. During the data phases C/BE# bus must be driven high for all Burst Transactions except Memory Write. During a Dual Address Cycle, a 64-bit master has to drive the upper half of the address on AD[63::32] in the initial and in the second address phase. In the second address phase of a Dual Address Cycle, AD [63:32] and AD [31:0] contain duplicate copies of the upper half of the address. During a Dual Address Cycle, a 64-bit master has to drive the bus command on C/BE [7::4]# in the initial and the second address phase. PCI-X Spec 2.12.1.3 a ii) During a Dual Address phase of a Dual Address Cycle, C/BE [7::4]# and C/BE [3::0]# contain duplicate copies of the transaction command. PCI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. PCI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. PCI-X Spec 2.12.1.3 a ii) PCI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. PCI-X Spec 2.12.1.3 a ii) A master that supports 64-bit addressing must generate a SAC instead of a DAC, when the upper 32 bits of the address are zero. PCI spec 3.9 This rule detects a bus hang. If the bus does not get idle once within 4095 clocks, it Implementation note: The counter can be programmed between 14095 clocks. A value of 0 for the counter turns the rule A master did not respond to a split transaction within 2 ²⁰ -1 clocks. Implementation note: The counter can be programmed A delayed transaction (retries) has not yet been repeated within 2 ¹⁵ -1 clocks.	AD[31::0] data parity error occurred but was not signaled.	PCI-X Spec 5.3.
AD[63::32] data parity error occurred. PCI Spec Appendix C, Rule 32 c For I/O and DWORD memory transactions, AD [1:0] and byte enables coding must have a defined relationship in the PCI-X Spec Reserved commands are reserved for future use. PCI-X Spec 2.4 PCI Spec 3.9. and PCI-X Spec 2.12.1. During the data phases C/BE# bus must be driven high for all Burst Transactions except Memory Write. PCI-X Spec 3.9. and PCI-X Spec 2.12.1. During a Dual Address Cycle, a 64-bit master has to drive the upper half of the address on AD[63::32] in the initial and in the second address In the second address phase of a Dual Address Cycle, AD [63:32] and AD [31:0] contain duplicate copies of the upper half of the address. During a Dual Address Cycle, a 64-bit master has to drive the bus command on C/BE [7::4]# in the initial and the second address phase. In the second address phase of a Dual Address Cycle, C/BE [7::4]# and C/BE [3::0]# contain duplicate copies of the transaction command. PCI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. A master that supports 64-bit addressing must generate a SAC instead of a DAC, when the upper 32 bits of the address are zero. PCI-X Spec 3.9 Agilent Rule to detect potential Implementation note: The counter can be programmed between 14095 clocks, it Implementation note: The counter can be programmed between 14095 clocks. A value of 0 for the counter turns the rule A delayed transaction (retries) has not yet been repeated within 2 ¹⁵ clocks.	AD[63::32] data parity error occurred but was not signaled.	PCI-X Spec 5.3.
For I/O and DWORD memory transactions, AD [1:0] and byte enables coding must have a defined relationship in the PCI-X Spec Reserved commands are reserved for future use. DAC is not allowed immediately after a DAC. During the data phases C/BE# bus must be driven high for all Burst Transactions except Memory Write. During a Dual Address Cycle, a 64-bit master has to drive the upper half of the address on AD[63::32] in the initial and in the second address phase. During a Dual Address Phase of a Dual Address Cycle, AD [63:32] and AD [31:0] contain duplicate copies of the upper half of the address. PCI-X Spec 2.12.1.3 a i) During a Dual Address Cycle, a 64-bit master has to drive the bus command on C/BE [7::4]# in the initial and the second address phase. PCI-X Spec 2.12.1.3 a ii) During a Dual Address Cycle, a 64-bit master has to drive the bus command on C/BE [7::4]# in the initial and the second address phase. PCI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. A master that supports 64-bit addressing must generate a SAC instead of a DAC, when the upper 32 bits of the address are zero. PCI-X Spec 2.7 PCI-X Spec 2.7 A gilent Rule to detect potential implementation note: The counter turns the rule A master did not respond to a split transaction within 2 ²⁰ .1 clocks. A value of 0 for the counter turns the rule A delayed transaction (retries) has not yet been repeated within 2 ¹⁵ clocks.	AD[31::0] data parity error occurred.	
Reserved commands are reserved for future use. DAC is not allowed immediately after a DAC. During the data phases C/BE# bus must be driven high for all Burst Transactions except Memory Write. During a Dual Address Cycle, a 64-bit master has to drive the upper half of the address on AD[63::32] in the initial and in the second address PCI-X Spec 2.12.1.3 a i) phase. In the second address phase of a Dual Address Cycle, AD [63:32] and AD [31:0] contain duplicate copies of the upper half of the address. PCI-X Spec 2.12.1.3 a i) During a Dual Address Cycle, a 64-bit master has to drive the bus command on C/BE [7::4]# in the initial and the second address phase. PCI-X Spec 2.12.1.3 a ii) In the second address phase of a Dual Address Cycle, C/BE [7::4]# and C/BE [3::0]# contain duplicate copies of the transaction command. PCI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. A master that supports 64-bit addressing must generate a SAC instead of a DAC, when the upper 32 bits of the address are zero. PCI-X Spec 2.7. A gilent Rule to detect potential Implementation note: The counter can be programmed between 1 4095 clocks, it A master did not respond to a split transaction within 2 ²⁰ -1 clocks. Implementation note: The counter can be programmed A master did not respond to a split transaction within 2 ²⁰ -1 clocks. Implementation note: The counter can be programmed A gilent Rule to detect potential 1 2 ²⁰ -1 clocks. A value of 0 for the counter turns the rule A delayed transaction (retries) has not yet been repeated within 2 ¹⁵ clocks.	AD[63::32] data parity error occurred.	PCI Spec Appendix C, Rule 32 c
DAC is not allowed immediately after a DAC. During the data phases C/BE# bus must be driven high for all Burst Transactions except Memory Write. During a Dual Address Cycle, a 64-bit master has to drive the upper half of the address on AD[63::32] in the initial and in the second address phase. In the second address phase of a Dual Address Cycle, AD [63:32] and AD [31:0] contain duplicate copies of the upper half of the address. During a Dual Address Cycle, a 64-bit master has to drive the bus command on C/BE [7::4]# in the initial and the second address phase. In the second address phase of a Dual Address Cycle, C/BE [7::4]# and C/BE [3::0]# contain duplicate copies of the transaction command. DURING Transactions only support a single data phase. A master that supports 64-bit addressing must generate a SAC instead of a DAC, when the upper 32 bits of the address are zero. This rule detects a bus hang. If the bus does not get idle once within 4095 clocks, it Implementation note: The counter can be programmed between 14095 clocks. A value of 0 for the counter turns the rule A master did not respond to a split transaction within 2 ²⁰ -1 clocks. Implementation note: The counter can be programmed A delayed transaction (retries) has not yet been repeated within 2 ¹⁵ clocks. PCI spec 3.3.3.3.3.3	For I/O and DWORD memory transactions, AD [1:0] and byte enables coding must have a defined relationship in the PCI-X Spec	See table 2.2 in the PCI-X Spec
During the data phases C/BE# bus must be driven high for all Burst Transactions except Memory Write. During a Dual Address Cycle, a 64-bit master has to drive the upper half of the address on AD[63::32] in the initial and in the second address phase. In the second address phase of a Dual Address Cycle, AD [63:32] and AD [31:0] contain duplicate copies of the upper half of the address. During a Dual Address Cycle, a 64-bit master has to drive the bus command on C/BE [7::4]# in the initial and the second address phase. PCI-X Spec 2.12.1.3 a ii) During a Dual Address Cycle, a 64-bit master has to drive the bus command on C/BE [7::4]# in the initial and the second address phase. PCI-X Spec 2.12.1.3 a ii) DUFI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. A master that supports 64-bit addressing must generate a SAC instead of a DAC, when the upper 32 bits of the address are zero. PCI spec 3.9 This rule detects a bus hang. If the bus does not get idle once within 4095 clocks, it Implementation note: The counter can be programmed between 14095 clocks. A value of 0 for the counter turns the rule A master did not respond to a split transaction within 2 ²⁰ -1 clocks. Implementation note: The counter can be programmed A delayed transaction (retries) has not yet been repeated within 2 ¹⁵ clocks.	Reserved commands are reserved for future use.	•
During a Dual Address Cycle, a 64-bit master has to drive the upper half of the address on AD[63::32] in the initial and in the second address PCI-X Spec 2.12.1.3 a i) PDuring a Dual Address phase of a Dual Address Cycle, AD [63:32] and AD [31:0] contain duplicate copies of the upper half of the address. PCI-X Spec 2.12.1.3 a i) During a Dual Address Cycle, a 64-bit master has to drive the bus command on C/BE [7::4]# in the initial and the second address phase. PCI-X Spec 2.12.1.3 a ii) In the second address phase of a Dual Address Cycle, C/BE [7::4]# and C/BE [3::0]# contain duplicate copies of the transaction command. PCI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. A master that supports 64-bit addressing must generate a SAC instead of a DAC, when the upper 32 bits of the address are zero. PCI spec 3.9 This rule detects a bus hang. If the bus does not get idle once within 4095 clocks, it Implementation note: The counter can be programmed between 14095 clocks. A value of 0 for the counter turns the rule A master did not respond to a split transaction within 2 ²⁰ -1 clocks. Implementation note: The counter can be programmed A delayed transaction (retries) has not yet been repeated within 2 ¹⁵ clocks. PCI spec 3.3.3.3.3.3		
phase. In the second address phase of a Dual Address Cycle, AD [63:32] and AD [31:0] contain duplicate copies of the upper half of the address. During a Dual Address Cycle, a 64-bit master has to drive the bus command on C/BE [7::4]# in the initial and the second address phase. In the second address phase of a Dual Address Cycle, C/BE [7::4]# and C/BE [3::0]# contain duplicate copies of the transaction command. PCI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. A master that supports 64-bit addressing must generate a SAC instead of a DAC, when the upper 32 bits of the address are zero. PCI spec 3.9 This rule detects a bus hang. If the bus does not get idle once within 4095 clocks, it Implementation note: The counter can be programmed between 14095 clocks. A value of 0 for the counter turns the rule A master did not respond to a split transaction within 2 ²⁰ -1 clocks. Implementation note: The counter can be programmed A delayed transaction (retries) has not yet been repeated within 2 ¹⁵ clocks. PCI spec 3.3.3.3.3.3		
During a Dual Address Cycle, a 64-bit master has to drive the bus command on C/BE [7::4]# in the initial and the second address phase. PCI-X Spec 2.12.1.3 a ii) In the second address phase of a Dual Address Cycle, C/BE [7::4]# and C/BE [3::0]# contain duplicate copies of the transaction command. PCI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. PCI-X Spec 2.7. PCI spec 3.9 This rule detects a bus hang. If the bus does not get idle once within 4095 clocks, it Implementation note: The counter can be programmed between 14095 clocks. A value of 0 for the counter turns the rule A master did not respond to a split transaction within 2 ²⁰ -1 clocks. Implementation note: The counter can be programmed 12 ²⁰ -1 clocks. A value of 0 for the counter turns the rule A delayed transaction (retries) has not yet been repeated within 2 ¹⁵ clocks. PCI spec 3.3.3.3.3.3	During a Dual Address Cycle, a 64-bit master has to drive the upper half of the address on AD[63::32] in the initial and in the second address phase.	PCI-X Spec 2.12.1.3 a i)
In the second address phase of a Dual Address Cycle, C/BE [7::4]# and C/BE [3::0]# contain duplicate copies of the transaction command. PCI-X Spec 2.12.1.3 a ii) DWORD Transactions only support a single data phase. A master that supports 64-bit addressing must generate a SAC instead of a DAC, when the upper 32 bits of the address are zero. PCI spec 3.9 This rule detects a bus hang. If the bus does not get idle once within 4095 clocks, it Implementation note: The counter can be programmed between 14095 clocks. A value of 0 for the counter turns the rule A master did not respond to a split transaction within 2 ²⁰ -1 clocks. Implementation note: The counter can be programmed 12 ²⁰ -1 clocks. A value of 0 for the counter turns the rule A delayed transaction (retries) has not yet been repeated within 2 ¹⁵ clocks.	In the second address phase of a Dual Address Cycle, AD [63:32] and AD [31:0] contain duplicate copies of the upper half of the address.	
DWORD Transactions only support a single data phase. A master that supports 64-bit addressing must generate a SAC instead of a DAC, when the upper 32 bits of the address are zero. PCI spec 3.9 This rule detects a bus hang. If the bus does not get idle once within 4095 clocks, it Implementation note: The counter can be programmed between 14095 clocks. A value of 0 for the counter turns the rule A master did not respond to a split transaction within 2 ²⁰ -1 clocks. Implementation note: The counter can be programmed 12 ²⁰ -1 clocks. A value of 0 for the counter turns the rule A delayed transaction (retries) has not yet been repeated within 2 ¹⁵ clocks. PCI spec 3.3.3.3.3.3		
A master that supports 64-bit addressing must generate a SAC instead of a DAC, when the upper 32 bits of the address are zero. PCI spec 3.9 Agilent Rule to detect potential Implementation note: The counter can be programmed between 14095 clocks. A value of 0 for the counter turns the rule A master did not respond to a split transaction within 2 ²⁰ -1 clocks. Implementation note: The counter can be programmed A delayed transaction (retries) has not yet been repeated within 2 ¹⁵ clocks. PCI spec 3.9 Agilent Rule to detect potential PCI spec 3.9 Agilent Rule to detect potential PCI spec 3.3.3.3.3.3		
This rule detects a bus hang. If the bus does not get idle once within 4095 clocks, it Implementation note: The counter can be programmed between 14095 clocks. A value of 0 for the counter turns the rule A master did not respond to a split transaction within 2 ²⁰ -1 clocks. Implementation note: The counter can be programmed 12 ²⁰ -1 clocks. A value of 0 for the counter turns the rule A delayed transaction (retries) has not yet been repeated within 2 ¹⁵ clocks. PCI spec 3.3.3.3.3.3	DWORD Transactions only support a single data phase.	
Implementation note: The counter can be programmed between 14095 clocks. A value of 0 for the counter turns the rule A master did not respond to a split transaction within 2 ²⁰ -1 clocks. Implementation note: The counter can be programmed 12 ²⁰ -1 clocks. A value of 0 for the counter turns the rule A delayed transaction (retries) has not yet been repeated within 2 ¹⁵ clocks. PCI spec 3.3.3.3.3	A master that supports 64-bit addressing must generate a SAC instead of a DAC, when the upper 32 bits of the address are zero.	PCI spec 3.9
A master did not respond to a split transaction within 2 ²⁰ .1 clocks. <i>Implementation note</i> : The counter can be programmed 12 ²⁰ .1 clocks. A value of 0 for the counter turns the rule A delayed transaction (retries) has not yet been repeated within 2 ¹⁵ clocks. PCI spec 3.3.3.3.3	This rule detects a bus hang. If the bus does not get idle once within 4095 clocks, it Implementation note: The counter can be programmed between 14095 clocks. A value of 0 for the counter turns the rule	Agilent Rule to detect potential
A delayed transaction (retries) has not yet been repeated within 2 ¹⁵ clocks. PCI spec 3.3.3.3.3	A master did not respond to a split transaction within 2 ²⁰ ·1 clocks. <i>Implementation note</i> : The counter can be programmed	Agilent Rule to detect potential
readily out transaction (retrieo) had not yet been repeated within 2 clocke.		PCI spec 3.3.3.3.3
	A delayed transaction has not terminated within 2 ¹⁶ clocks.	Agilent Rule to detect potential

PCI-X Exerciser

The Agilent E2922B features an on-board 64 bit PCI-X exerciser. The exerciser operates at 0 to 133.4 MHz, and can emulate and force practically any behavior of a PCI-X device imaginable- except blatant protocol violations. The exerciser is controlled from a C-API.

The exerciser features:

- · two master queues
- · one target
- · four completer queues to handle independent split-transactions
- $\dot{}$ one requester-target handling up to 32 open requests

Master, target, completer and requester-target are fully programmable, operate independently of each other and are able to handle:

- · 32/64 bit data transfers
- · 32/64 bit addressing
- · programmable delays between transactions
- · block length up to 4Gbyte
- · all 14 PCI-X command types

Architectural overview

The exerciser is based on two main ideas. Firstly, defining requester initiator data blocks, describing 'what' data should be transferred and secondly, defining a requester initiator behavior, describing how the transfer should be executed.

For the requester initiator, up to 256 blocks of data transfers can be set up (see figure 3). In addition, requester initiator behaviors are set up, specifying how the requester initiator intends to transfer the data blocks over the PCI-X bus. If any completer target replies to a transfer and requests a split transaction, the requester initiator data block attributes are moved internally to a split transaction maps for further use. The transaction map can manage up to 32 open split transactions. When completing split transactions, the requester target behaviors are used to control the transfer.

The completer target behavior attributes define how the completer target of the E2922B acts. The completer target can manage up to 4 split transaction queues. It is also possible to fully control the initiation of the completion of split transactions. The completer initiator behavior attributes are used to program it. The programmable transaction scheduler decides whether completer or requester transaction is performed.

All data comes or goes through the on-board data memory or from the on-board real-time data generator.

Requester Initiator data block

The requester initiator data block settings define which address space is accessed, and where data is moved. Up to 256 block transfers can be defined and performed in a linear sequence by one of the two transfer queues. Each block specifies:

- the bus command seen on C/BE[3::0] in the address phase.
 All valid PCI-X commands are supported.
- · the 64 bit bus address
- the byte enable value (C/BE[3::0] / C/BE[4::7]
- the start address of the data memory or if the data generator is used
- the number of bytes to be transferred (1 to 4GB)
- · if the real-time data compare for incoming data should be activated
- the start condition for the transfer (immediately or wait for event)
- · the transfer queue the data is passed through




Figure 3: E2922B PCI-X exerciser architecture

Requester Initiator behavior

The requester initiator behaviors are set to specify the PCI-X transfer behavior per address/data phase. Up to 256 attribute entries, which can be setup as linear sequence or repeat loops, are allowed.

The attributes control:

- · 32 or 64 bit data access
- · insertion of 1 to 65535 clock cycle delay between transactions
- · the next data queue to be used
- · if an automatic or customer defined tag (0..31) is used
- the specific burst length for the transfer (1 to 4096 byte) automatically rounded up to the next qword boundary
- the n-th ADB where the requester initiator disconnects (1 to 32)
- · perform 0 to 4 address steps
- how many clock cycles after the address phase REQ# is de-asserted (0 to 2047)
- · how often the current transfer attributes are used (repeat value 1 to 256)

Latencies between the requester initiator transactions

The latencies between transactions can be varied using requester initiator behavior property. The minimum latency is in general ≤1 clock cycle - including any sequences of read/write where real-time data compare is involved. The only exception is if the most recent transaction is a read/write transfer into data memory and the subsequent transaction is a write out of data memory. In these particular cases, the latency is 10 to 20 clock cycles. Please note that it is assumed that the master does not need to disconnect before the byte count of the current sequence is transferred and that wait cycles are added if required by the PCI-X specification.

Requester target behavior

The requester behavior attributes are set to specify the PCI-X transfer behavior per address/data phase if a target requests the completion of a split transaction from a requester




Figure 4: Unidirectional data path verification

initiator. Up to 256 attribute entries, which can be setup as linear sequence or repeat loops, are allowed.

The attributes control:

- · the decode speed used (A³ /B/C)
- · acknowledgement of 64 bit data transfers
- · the number of initial latency clock cycles (3 to 34)
- · the behavior after initial latencies, either accept transfer, disconnect, signal retry or abort
- · how often the current behavior is applied (repeat value 1 to 65536)

Completer target behavior attributes

The completer target behavior attributes give full control over the E2928B completer target behavior, and define how the target reacts to a request. Up to 256 attribute entries, which can be setup as linear sequences or repeat loops, are allowed. The attributes control:

- the decode speed used $(A^3/B/C)$
- · acknowledgement of 64 bit data transfers
- the number of initial latency clock cycles (0 to 31)
- the behavior after initial latencies, either accept transfer, signal a single data phase, retry or abort
- the behavior in subsequent data phases, either accept all subsequent data phases, disconnect after 1 to 2047
- · data phases or abort after 1 to 2047 data phases
- signaling a split response, either by identifying an address value or range in the address phase, the decoder accessed, or by a subset of

- all 16 possible PCI-X commands
- the split transaction queue to be used
- how often the current behavior is applied (repeat value 1 to 65536)

Configuration space and decoders

In total, the E2922B features 5 decoders:

- one standard configuration space decoder, fully customer programmable
- 3 programmable target decoders (six bars) that can either hold up to 3 memory spaces (64 bit) or 2 memory spaces and 2 I/O spaces simultaneously
- · one decoder to access the 64Kbyte expansion ROM

All decoders can be switched off by a dip-switch on the E2929A, making the card completely invisible to the system under test.

Completer Initiator behavior

The completer behavior attributes are set to specify the PCI-X transfer behavior per address/data phase if a target starts to complete a split transaction. Up to 256 behavior entries, which can be setup as linear sequences or repeat loops, are allowed.

The attributes control:

- · the split transaction queue to be served
- the start condition for this transfer
- · 32 or 64 bit data transfer

 $^{^{3}}$ Decode speed A is supported up to 66 MHz

- the number of clock cycles inserted before REQ# is asserted (1 to 65535)
- the number of clock cycles before REQ# is de-asserted (1 to 2047)
- the number of address steps (2 to 6)
- how often the current transfer attributes are used (repeat value 1 to 256)
- · disconnect at n-th ADB (2 to 63)

Target latencies

The initial latencies can be programmed with the completer target behavior attributes. Depending on the selected decode speed and address phases, the test card automatically adds the needed number of wait states to achieve the defined initial latency. A minimum of one wait cycles is always added when using decode speed B, C, minimum two wait cycles are needed with decode speed A.

In case the subsequent target access is a 'read from target' and the most recent event was a 'write to target', 'read from other target address', 'master write' or 'master read', the minimum initial latency is 15 clock cycles.

Data memory

The E2922B features a 1MB (128K x 2 dwords) programmable read/write data memory. Master / requester and target/ completer share the memory. The address decoders can selectively address it. The data memory can:

- · store data from read/write transfers
- · be mapped to any PCI-X address space

Data generator

Instead of using the data memory, the on-board data generator can be used. Without initial latencies, the generator can generate a data pattern, deterministically linked to the data address. Combined with a second exerciser card and the real-time data compare feature, long-time load stressing on any PCI-X to PCI-X data path can be performed while errors are detected in real-time (figure 5).

The generator features the following patterns:

- · walking ones or zeros
- · ground bounce
- · count up (unique data)
- pseudo random pattern (unique data)

The count up and pseudo random pattern are unique up to the length of 1M quad words (4Mb). The data uniqueness is derived out of the lower bit 2 to 22 of the bus address.

Real-time data compare

Real-time data compare can be performed either on:

- Memory:
 when data is written to the
 memory it is compared against the
 actual memory content
- Data Generator: based on the data address, the generator calculates the expected data and compares it with incoming data.

C-API / PPR

The E2922B comes with a C-Application Programming Interface (C-API) which provides a programming interface for setting up and controlling the master target card.

The test program must run on the system-under-test itself. The PCI-X interface itself is used to control the card.

The library functions are divided into groups, which allow you to set up and control the various capabilities of the Agilent E2922B.

Recommended development environment: MS Visual C++ V. 6.0 or higher.

Protocol Permutation and Randomization (PPR)

The PPR library extends the C-API by offering dedicated functions to setup PCI-X protocol permutation in a pseudo random sequence. It allows easy to set up transfers of contiguous blocks of data with as many protocol variations as possible. Therefore, the PPR software calculates which variations are covered, and after how many data transfers, by permutating the possible protocol variations. It determines whether the coverage, within programmed constraints, can be achieved under given test circumstances, and calculates the test time required to perform the data transfers.

Generating permutations

By specifying lists of protocol variations, which must occur, the user-defined protocol constraints can be easily set. For example, which different burst lengths, wait cycles, memory read/write commands, etc.

Then, PPR automatically moves simultaneously through the lists. With each step, that is, with each permutation, the next value in this list is combined with the next values in the other lists. The hardware based permutation proceeds in this way until each value of each list is combined with all values of the other list, and thus all combinations are covered. In this way, the repetition or omission of combinations is avoided.

Documented test coverage

A printable report tells you to which protocol variation the device has exposed. It explicitly reports which protocol attributes are permutated against which other protocol attributes, and after how many data transfers.

Optimized test time

The values to be varied can be specified for each master and target attribute separately. Thus, focusing on interesting cases can optimize testing time.

By carrying out these protocol permutations in real-time within the exerciser hardware, these tests run much more quickly than any other CPU-based test program.

Effective test generation

The exhaustive C-library makes it simple to focus on test structuring, partitioning and the specification of protocol constraints. This means that an appropriate and valuable test for protocol verification with meaningful results can quickly be obtained.

Once started, the test can easily be extended to incorporate newly gained experiences or to address testing needs of newly invented PCI-X features.

Deterministic test conditions

In contrast to PCI-X traffic generated by other PCI-X cards, the generated variations are completely deterministic and reproducible.

Supported protocol variations

The exerciser and analyzer allows the variation constraints for the PCI-X transfer, PCI-X master/requester and PCI-X target/completer behavior to be specified. All specified constraints can be permutated against each other and up to 100 constraints can be maintained per list.

PCI-X transfer variations

The generator features the following algorithms:

- start address alignment; a list of arbitrary address alignments to start PCI-X transfers at given offsets (e.g. 1 dword) relative to the qword boundaries
- byte enables; a list of selected values for the C/BE lines during the address phase
- block size; a block describes a contiguous range in memory available to be transferred. A list of up to 100 different block sizes (from 1 to 4096 byte) can be selected to be transferred
- bus commands; a list of selected PCI-X bus commands. All selected commands are permutated with other selected constraints, as appropriate, for the specified transfer direction and PCI-X specifications
- · permutation of release ordering bit
- · permutation of no snoop bit

Target behavior variations

The requester initiator allows for the variation of:

- · byte count (1 to 4096)
- · disconnect/initiator termination
- · delay
- · address stepping
- · REQ64
- · release REQ

The completer initiator allows for the variation of:

- · Error message, yes/no
- · partitioning
- · delay
- address stepping
- \cdot REQ64
- · release REQ

General Specifications

PCI-X specifications: PCI-X bus: 32/64 bit Addressing: 32/64 bit

PCI Clock range:

Exerciser: 0 to 133.4 MHz

Timing specifications:

	Min.	Max.
Tval		3.8 ns
Ton	0 ns	
Toff		7 ns
T su	1.2 ns	
Tsu(ppt)	1.2 ns	
Th	0.5 ns	

@ temperatures of -40°C to +55°C

The E2922A fully meets timing specifications for 133 MHz PCI-X.

Electrical Specifications:

For 3.3V environment, complies with PCI-X Spec. 1.0.

Decoupling: unused 3.3 V power pins are decoupled.

Power requirements: consumes less than 25 W from PCI-X slot.

Trace length limits: meets PCI-X specifications.

Signal loading: less than 10 pF, fully PCI-X compliant.

Operating temperature: -40 °C to +55 °C.

Mechanical dimensions: short card, occupying one slot.

Ordering Information

E2922B PCI-X Master Target Test Card

Includes:

- · 32/64 bit, 0..133.4 MHz PCI-X protocol checker
- · on-board 32/64 bit, 0..133 MHz exerciser hardware
- · PPR hardware
- C-API including drivers for Windows NT
- · Software media CD

When ordering without base product, S/N of the existing E2922B must be notified on purchase order.

Porting support is available to port C-API to Linux, HP-UX or proprietary operating systems. Contact your local sales offices for detailed information.

Accessories

FuturePlus Analysis Probe⁴ FS2104 for connection of the Agilent logic analyzer. Available from Agilent as resell part FSI 60042

⁴ The analysis probe is not an Agilent product. Agilent works closely with Future Plus to ensure quality products, but the vendor is responsible for functionality, pre-sales and post sales support and warranty.

Overview PCI/PCI-X E2920 Series

	PCI Analyzer -protocol checker - 64K state PCI logic analyzer -4MB fast host interface - timing checker -real-time performance measures -GUI - RS-232 interface	E2940A compact PCI 32/64 bit 66MHz	E2925B PCI 32 bit 33 MHz	E2928A PCI 32/64 bit 66 Mhz	E2929B PCI-X 32/64 bit 133 MHz -protocol checker -RS-232/USB interface - GUI
Opt.100					PCI-X Analyzer - 2M state PCI logic analyzer -4MB fast host interface -real- time performance measures - GUI
Opt.200	PCI Performance Optimizer	4M trace memory recommended please order separately		32/64 bit 66 MHz	PCI-X Performance Optimizer -post processed and real-time performance analyzer - performance report - GUI
Opt.300	PCI Exerciser - master and target -GUI - CLI -512 KB on-board memory	32/64 bit 33 MHz	32 bit 33 MHz	32/64 bit 66 MHz	PCI-X Exerciser - master - target - GUI - 1MB onboard data memory
Opt. 310 Opt. 320	System validation package C-API/PPR	- peer-to-peer test -system memory test - system load test - protocol load test - protocol check - GUI - C-programming interface library -protocol permutation and randomization library			

PCI-PCI-X Bundle:

With the E2997A Agilent as lo offers a great price on the purchase of the E2928A PCI Card and the E2929B PCI-X card.

Master Target Test Card

The E2922B PCI-X Master target Test card provides validation engineers in the semiconductor industry a fast and predictable way to set up PCI-X protocl compliance of first silicon.

Accessories Agilent	E2940A	E2925B	E2928A	E2929B
Products				
E2991A External				
power		•	•	•
supply				
E2993A External				
Agilent Logic		•	•	
Analyzer Adapter				
E2994A External				
general purpose			•	
Logic Analyzer		•		
Adapter				
E2995A 155 x 4M			•	
trace memory		•		
E2996A 155 x 4M	•	•		
trace memory				
System test library	•	•	•	•





Agilent Technologies' Test and Measurement Support, Services, and Assistance

Agilent Technologies aims to maximize the value you receive, while minimizing your risk and problems. We strive to ensure that you get the test and measurement capabilities you paid for and obtain the support you need. Our extensive support resources and services can help you choose the right Agilent products for your applications and apply them successfully. Every instrument and system we sell has a global warranty. Support is available for at least five years beyond the production life of the product. Two concepts underlay Agilent's overall support policy: "Our Promise" and "Your Advantage."

Our Promise

Our Promise means your Agilent test and measurement equipment will meet its advertised performance and functionality. When you are choosing new equipment, we will help you with product information, including realistic performance specifications and practical recommendations from experienced test engineers. When you use Agilent

equipment, we can verify that it works properly, help with product operation, and provide basic measurement assistance for the use of specified capabilities, at no extra cost upon request. Many self-help tools are available.

Your Advantage

Your Advantage means that Agilent offers a wide range of additional expert test and measurement services, which you can purchase according to your unique technical and business needs. Solve problems efficiently and gain a competitive edge by contracting with us for calibration, extra-cost upgrades, out-of-warranty repairs, and on-site education and training, as well as design, system integration, project management, and other professional services. Experienced Agilent engineers and technicians worldwide can help you maximize your productivity, optimize the return on investment of your Agilent instruments and systems, and obtain dependable measurement accuracy for the life of those products.

Related Agilent Literature

- Agilent E2925B 32bit, 33 MHz, PCI Exerciser & Analyzer, technical specifications, p/n 5968-3501E
- Agilent E2928A 32/64bit, 66 MHz, PCI Exerciser & Analyzer, technical specifications, p/n 5968-3506E
- Agilent E2940A CompactPCI Exerciser & Analyzer, technical specifications, P/n 5968-1915E
- Agilent E2929B PCI-X Exerciser & Analyzer, technical overview, p/n 5968-8984E
- Agilent System Validation Pack, Agilent System Test Library, technical overview, p/n 5968-3500E
- · Agilent E2920 Computer Verification Tools, PCI Series, brochure, p/n 5968-9694E
- Intel discusses basic concepts of PCI performance and efficient use of PCI with the Agilent E2920 series, case stuy, p/n 5988-0488E
- HP NSD stabilizes server designs quickly and completely with the Agilent E2920 PCI Series, case study, p/n 5968-6948E
- HP HSTC speeds high-end server testing and reduces engineering costs with the Agilent E2920 PCI Series, case study, p/n 5968-6949E
- Agilent E2920 Verification Tools, PCI Series gives Altera Corporation competitive Advantage, case study, p/n 5968-4191E

You can find the current literature and software at: www.agilent.com/find/pci products

For more information, please visit us at: www.agilent.com/find/pci_overview

Agilent Email Updates

www.agilent.com/find/emailupdates
Get the latest information on the products and applications you select.

By internet, phone, or fax, get assistance with all your test & measurement needs

Online assistance: www.agilent.com/find/assist

Phone or Fax United States: (tel) 1 800 452 4844

Canada: (tel) 1 877 894 4414 (fax) (905) 206 4120

Europe: (tel) (31 20) 547 2000

Japan: (tel) (81) 426 56 7832 (fax) (81) 426 56 7840

Latin America: (tel) (305) 267 4245 (fax) (305) 267 4286

Australia: (tel) 1 800 629 485 (fax) (61 3) 9272 0749

New Zealand: (tel) 0 800 738 378 (fax) 64 4 495 8950

Asia Pacific: (tel) (852) 3197 7777 (fax) (852) 2506 9284

Product specifications and descriptions in this document subject to change without notice.

Copyright © 2000 Agilent Technologies Printed in Germany july 02 2002 5968-9577E

