

## Application-Specific Information

Motorola Part Numbers Affected:
XSC7400RX350PE
XSC7400RX400PE
XSC7400RX350PG
XSC7400RX350NG
XSC7400RX400NG

# **MPC7400 Part Number Specification**

This document describes part number specific changes to recommended operating conditions and revised electrical specifications, as applicable, from those described in the general MPC7400 Hardware Specifications.

Specifications provided in this Part Number Specification supersede those in the MPC7400 Hardware Specifications dated 9/99 (order #: MPC7400EC/D) for these part numbers only; specifications not addressed herein are unchanged. This document is frequently updated, refer to the website at http://www.mot.com/SPS/PowerPC/ for the latest version.

Note that headings and table numbers in this data sheet are not consecutively numbered. They are intended to correspond to the heading or table affected in the general hardware specification.

Part numbers addressed in this document are listed in Table A. For more detailed ordering information see Table B.

Table A. Part Numbers Addressed by this Data Sheet

Motorola Part Number	Opera	Operating Conditions		Significant Differences from Hardware Specification
Motorola Part Number	CPU Frequency	Vdd	T <sub>J</sub> (°C)	Significant Differences from nardware Specification
XSC7400RX350PE	350 MHz	2.15V±50mV	0 to 65	Modified Voltage & Temperature Specification to achieve350Mhz frequency
XSC7400RX400PE	400 MHz	2.15V±50mV	0 to 65	Modified Voltage & Temperature Specification to achieve 400Mhz frequency
XSC7400RX350PG	350 MHz	2.15V±50mV	0 to 65	Modified Voltage & Temperature Specification to achieve 350Mhz frequency
XSC7400RX350NG	350 MHz	2.10V±50mV	0 to 65	Modified Voltage & Temperature Specification to achieve 350Mhz frequency
XSC7400RX400NG	400 MHz	2.10V±50mV	0 to 65	Modified Voltage & Temperature Specification to achieve 400Mhz frequency

Note: The X prefix in a Motorola PowerPC part number designates a "Pilot Production Prototype" as defined by Motorola SOP 3-13. These are from a limited production volume of prototypes manufactured, tested and Q.A. inspected on a qualified technology to simulate normal production. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur while shipping pilot production prototypes

The S designation in XSC indicates that these parts have been screened for the "global waitr" problem. (See your local Motorola sales office.)

#### 1.2 General

This section summarizes changes to the features of the MPC7400 described in the MPC7400 Hardware Specifications.


None.

Any functional differences (errata) for these parts from the functional description provided in the MPC7400 RISC Microprocessor User's Manual (order # MPC7400UM/AD) are described below.

This part has known functional errata. Consult your local Motorola Sales Office.

The PowerPC name and the PowerPC logotyp are trademarks of International Business Machines Corporation used by Motorola under license from International Business Machines Corporation.

This document contains information on a new product under development by Motorola. Motorola reserves the right to change or discontinue this product without notice





#### 1.4.1 DC Electrical Characteristics

Table 3 provides the recommended operating conditions for the MPC7400 part numbers described herein.

**Table 3. Recommended Operating Conditions** 

Characte	eristic	Symbol	Recommended Value	Unit
Core supply voltage		Vdd	2.15V±50mV	
PLL supply voltage		AVdd	2.15V±50mV	
L2 DLL supply voltage		L2AVdd	2.15V±50mV	
Processor bus supply voltage	BVSEL = 0	OVdd	Not Recommended	V
	BVSEL = 1	OVdd	3.15 to 3.45	V
L2 bus supply voltage	L2VSEL = 0	L2OVdd	Not Recommended	V
	L2VSEL = HRESET	L2OVdd	2.4 to 2.6	V
	L2VSEL = 1	L2OVdd	3.15 to 3.45	V
Input voltage	Processor bus	V <sub>in</sub>	GND to OVdd	V
L2 Bus		V <sub>in</sub>	GND to L2OVdd	V
JTAG Signals		V <sub>in</sub>	GND to OVdd	V
Die-junction temperature		T <sub>j</sub>	0-65	°C

Note: These are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed. Operation at OVdd = 1.8V or L2OVdd = 1.8V when Vdd is at 2.15V is not recommended

Table 7 provides the power consumption for the MPC7400 part at the frequencies described herein.

**Table 7. Power Consumption for MPC7400** 

	Processor (CPU) (CPU) Frequency Frequency  400Mhz 450Mhz		Unit	Notes				
Full-On Mode								
Typical	7.9	8.9	W	1, 3, 4				
Maximum	15.5	16.3	W	1, 2, 4				
Doze Mode	Doze Mode							
Maximum	6.7	7.5	W	1, 2				
Nap Mode								
Maximum	2.7	3.0	W	1, 2				
Sleep Mode								
Maximum	2.7	3.0	W	1, 2				
Sleep Mode—PLL and DLL Disabled								
Typical	600	600	mW	1, 3				
Maximum	1.0	1.0	W	1, 2				

Notes:

See General hardware specification

## 1.4.2.1 Clock AC Specifications

Table 8 provides the additional clock AC timing specifications described in this Part Number Specification. Refer to the MPC7400 Hardware Specification for the remaining frequencies.

## **Table 8. Clock AC Timing Specifications**

At recommended operating conditions (See Table 3)

Characteristic	Symbol	400 MHz		450 MHz		Unit	Notes
Characteristic	Symbol	Min	Max	Min	Max	Oilit	Notes
Processor frequency	f <sub>core</sub>	225	400	225	450	MHz	
VCO frequency	f <sub>VCO</sub>	450	800	450	900	MHz	
SYSCLK frequency	fsysclk	33	133	33	150	MHz	1
SYSCLK cycle time	tsysclk	7.5	30	6.67	30	ns	
SYSCLK rise and fall time	t <sub>KR</sub> & t <sub>KF</sub>	_	1.0	_	1.0	ns	2
			0.5	_	0.5	ns	3
SYSCLK duty cycle measured at OVdd/2	t <sub>KHKL</sub> /t <sub>SYSCLK</sub>	40	60	40	60	%	4
SYSCLK jitter		_	±150	_	±150	ps	5
Internal PLL relock time		_	100	_	100	μS	6

#### Notes:

See General hardware specification.

#### 1.4.2.2 Processor Bus AC Specifications

Table 9 provides the processor bus AC timing specifications for the MPC7400 part described in this Part Number Specification.

## Table 9. Processor Bus AC Timing Specifications<sup>1</sup>

 $At\ Vdd=AVdd=2.15V\pm50mV;\ 0\le Tj\le 105^{\circ}C,\ OVdd=3.3V\pm165mV\ and\ OVdd=2.5V\pm100mV,\ Times\ for\ OVdd=1.8V\pm100mV\ are\ TBD$ 

<b>P</b>	0 11 11	400, 4	50 Mhz		N
Parameter	Symbol	Min	Max	Unit	Notes
Mode select input setup to HRESET	t <sub>MVRH</sub>	8	_	t <sub>sysclk</sub>	2,3,4,5
HRESET to mode select input hold	t <sub>MXRH</sub>	0	_	ns	2,3,5
Setup Times:  Address/Transfer Attribute Transfer Start (TS) Data/Data Parity ARTRY/SHD0/SHD1 All Other Inputs	tavkh ttsvkh tdvkh tarvkh tivkh	1.4 1.4 1.4 1.4 1.4	_ _ _ _	ns	10 6  7  8
Input Hold Times:  Address/Transfer Attribute Transfer Start (TS) Data/Data Parity ARTRY/SHD0/SHD1 All Other Inputs	t <sub>AXKH</sub> ttsxkh t <sub>DXKH</sub> t <sub>ARXKH</sub> t <sub>IXKH</sub>	0 0 0 0	_ _ _ _	ns	11 6  7  8
Valid Times:  Address/Transfer Attribute TS, ABB, DBB Data Data Parity ARTRY/SHD0/SHD1 All Other Outputs	tkhav tkhtsv tkhdv tkhdpv tkharv tkharv		3.0 3.0 3.5 3.5 2.3 3.0	ns	12 6 - 7 7 - 9
Output Hold Times:  Address/Transfer Attribute TS, ABB, DBB Data/Data Parity ARTRY/SHD0/SHD1 All Other Outputs	t <sub>KHAX</sub> t <sub>KHTSX</sub> t <sub>KHDX</sub> t <sub>KHARX</sub> t <sub>KHOX</sub>	0.75 0.75 0.6 0.75 0.75	_ _ _ _	ns	13 6 — 7 — 9
SYSCLK to Output Enable	t <sub>KHOE</sub>	0.5	_	ns	14
SYSCLK to Output High Impedance (all except TS, ABB/AMON(0), ARTRY/SHD, DBB/DMON(0)	t <sub>KHOZ</sub>	_	3.5	ns	15
SYSCLK to TS, ABB/AMON(0), DBB/DMON(0) High Impedance after precharge	t <sub>KHABPZ</sub>	_	1.0	t	4,15, 16,17
Maximum Delay to ARTRY/SHD0/SHD1 Precharge	t <sub>KHARP</sub>	_	1	t sysclk	4,17
SYSCLK to ARTRY/SHD0/SHD1 High Impedance After Precharge	t <sub>KHARPZ</sub>	_	2	t sysclk	4,17

## Notes:

- 1. These values apply for all valid processor bus and L2 bus ratios. The values do not include I/O Supply Power (OVdd and L2OVdd) or PLL/DLL supply power (AVdd and L2AVdd). OVdd and L2OVdd power is system dependent, but is typically <10% of Vdd power. Worst case power consumption for AVdd = 15 mw and L2AVdd = 15 mW.</p>
- Maximum power is measured at Vdd = 2.2V while running an entirely cache-resident, contrived sequence of instructions which keep the execution units, including AltiVec, maximally busy.
- 3. Typical power is an average value measured at Vdd = AVdd = L2AVdd = 2.15V, OVdd = L2OVdd = 3.3V in a system while running a codec application that is AltiVec intensive.

## 1.4.2.3 L2 Clock AC Specifications

Table 10 provides the L2CLK Output AC Timing Specifications for the MPC7400 part described in this Part Number Specification.

## **Table 10. L2CLK Output AC Timing Specifications**

At recommended operating conditions (See Table 3)

<b>D</b>	Complete al	400	400 MHz		450 MHz		Natas
Parameter	Symbol	Min	Max	Min	Max	- Unit	Notes
L2CLK frequency	f <sub>L2CLK</sub>	150	400	150	450	MHz	1
L2CLK cycle time	t <sub>L2CLK</sub>	2.5	6.67	2.22	6.67	ns	
L2CLK duty cycle	t <sub>CHCL</sub> /t <sub>L2CLK</sub>		50		50		2
Internal DLL-relock time		640	_	640	_	L2CLK	4
DLL capture window			±200		±200	ns	5
Notes:	aposification	1	'	1	1	1	1

#### 1.4.2.4 L2 Bus AC Specifications

Table 11 provides the L2 Bus Interface AC Timing Specifications for the frequencies described in this Part Number Specification.

## **Table 11. L2 Bus Interface AC Timing Specifications**

 $At \ Vdd = AV dd = 2.15 \ V \pm 50 \ mV; \ 0 \le Tj \le 65 \ ^{\circ}C, \ L2OV dd = 3.3 \ V \pm 165 \ mV \ and \ L2OV dd = 2.5 \ V \pm 100 \ mV, \ Times \ for \ L2OV dd = 1.8 \ V \pm 100 \ mV \ are \ TRD$ 

Parameter	Symbol	400, 450 MHz		Unit	Notes
		Min	Max		
L2SYNC_IN rise and fall time	t <sub>L2CR</sub> & t <sub>L2CF</sub>	_	1.0	ns	1
Setup Times:  Data and parity	t <sub>DVL2CH</sub>	1.5	_	ns	2
Input Hold Times:  Data and parity	t <sub>DXL2CH</sub>	_	0.0	ns	2
Valid Times: All outputs when L2CR[14-15] = 00 All outputs when L2CR[14-15] = 01 All outputs when L2CR[14-15] = 10 All outputs when L2CR[14-15] = 11	t <sub>L2CHOV</sub>	- - -	2.5 3.0 3.5 4.0	ns	3,4
Output Hold Times  All outputs when L2CR[14-15] = 00  All outputs when L2CR[14-15] = 01  All outputs when L2CR[14-15] = 10  All outputs when L2CR[14-15] = 11	t <sub>L2CHOX</sub>	0.6 1.0 1.4 1.8	- - -	ns	3

#### Table 11. L2 Bus Interface AC Timing Specifications

 $At\ Vdd = AVdd = 2.15\ V \pm 50\ mV;\ 0 \le Tj \le 65\ ^\circ C,\ L2OVdd = 3.3V \pm 165\ mV \ and\ L2OVdd = 2.5V \pm 100\ mV,\ Times\ for\ L2OVdd = 1.8V \pm 100\ mV \ are\ TBD$ 

Parameter	Symbol		400, 450 MHz		Notes	
		Min	Max			
L2SYNC_IN to high impedance: All outputs when L2CR[14-15] = 00 All outputs when L2CR[14-15] = 01 All outputs when L2CR[14-15] = 10 All outputs when L2CR[14-15] = 11	t <sub>L2CHOZ</sub>	- - - -	2.0 2.5 3.0 3.5	ns		
Notes: See General Hardware Specification						

#### 1.10 Ordering Information


Table B provides the ordering information for the MPC7400 part described in this Part Number Specification..

Table B. Ordering Information for the MPC7400 Microprocessor

Package Type	Device Rev	Process	Mask Code	CPU Frequency (MHz)	Motorola Part Number
360	2.2	HIP 5.0	72J87W	350MHz	XSC7400RX350PE
CBGA				400MHz	XSC7400RX400PE
	2.6		76J87W	350MHz	XSC7400RX350PG
				350MHz	XSC7400RX350NG
				400MHz	XSC7400RX400NG

## 1.10.1 Part Marking

Parts are marked as the example shown in Figure A.



#### Notes:

MMMMMM is the 6-digit mask number ATWLYYWWA is the traceability code

CCCCC is the country of assembly (this space is left blank if parts are assembled in the United States)

Figure A. Motorola Part Marking for BGA Devices

Information in this document is provided solely to enable system and software implementers to use PowerPC microprocessors. There are no express or implied copyright licenses granted hereunder to design or fabricate PowerPC integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

Motorola and Mary representation of products for any products for motorized application. Employer

Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

IBM is a registered trademark of International Business Machines Corporation.

The PowerPC name and the PowerPC logotype are trademarks of International Business Machines Corporation used by Motorola under license from International Business Machines Corporation. International Business Machines Corporation is an Equal Opportunity/Affirmative Action Employer.

