



P-Channel 30-V (D-S) MOSFET

PRODUCT SUMMARY		
V _{DS} (V)	r _{DS(on)} (Ω)	I _D (A)
-30	0.040 @ V _{GS} = -10 V	±5.8
	0.070 @ V _{GS} = -4.5 V	±4.5



P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS (T _A = 25°C UNLESS OTHERWISE NOTED)			
PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V _{DS}	-30	V
Gate-Source Voltage	V _{GS}	±20	
Continuous Drain Current (T _J = 150°C) ^a	I _D	T _A = 25°C	A
		T _A = 70°C	
Pulsed Drain Current	I _{DM}	±30	
Continuous Source Current (Diode Conduction) ^a	I _S	-2.3	
Maximum Power Dissipation ^a	P _D	T _A = 25°C	W
		T _A = 70°C	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS			
PARAMETER	SYMBOL	LIMIT	UNIT
Maximum Junction-to-Ambient ^a	R _{thJA}	50	°C/W

Notes

a. Surface Mounted on FR4 Board, t ≤ 10 sec.

For SPICE model information via the Worldwide Web: <http://www.siliconix.com/www/product/spice.htm>

SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)







PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP ^A	MAX	UNIT
STATIC						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-1.0			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μA
		$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 70^\circ\text{C}$			-25	
On-State Drain Current ^b	$I_{D(on)}$	$V_{DS} \leq -5 \text{ V}, V_{GS} = -10 \text{ V}$	-30			A
		$V_{DS} \leq -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-7			
Drain-Source On-State Resistance ^b	$r_{DS(on)}$	$V_{GS} = -10 \text{ V}, I_D = -5.3 \text{ A}$		0.029	0.040	Ω
		$V_{GS} = -4.5 \text{ V}, I_D = -2.0 \text{ A}$		0.047	0.070	
Forward Transconductance ^b	g_{fs}	$V_{DS} = -15 \text{ V}, I_D = -5.3 \text{ A}$		9.3		S
Diode Forward Voltage ^b	V_{SD}	$I_S = -2.3 \text{ A}, V_{GS} = 0 \text{ V}$		-0.78	-1.2	V
DYNAMIC^a						
Total Gate Charge	Q_g	$V_{DS} = -15 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -5.3 \text{ A}$		22	35	nC
Gate-Source Charge	Q_{GS}			3.95		
Gate-Drain Charge	Q_{GD}			3.5		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -15 \text{ V}, R_L = 15 \Omega$ $I_D \equiv -1 \text{ A}, V_{GEN} = -10 \text{ V}, R_G = 6 \Omega$		11.5	20	ns
Rise Time	t_r			12	20	
Turn-Off Delay Time	$t_{d(off)}$			38	55	
Fall Time	t_f			15	25	
Source-Drain Reverse Recovery Time	t_{rr}	$I_F = -2.3 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		50	80	

Notes

- Guaranteed by design, not subject to production testing.
- Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.



TYPICAL CHARACTERISTICS (25°C UNLESS OTHERWISE NOTED)



TYPICAL CHARACTERISTICS (25°C UNLESS OTHERWISE NOTED)

