

PWR-NCH401

4-Channel MOSFET Array

400 V – 335 mA (per channel)

T-39 - 90



POWER INTEGRATIONS INC

37E D ■ 7289229 0000092 2 ■ PIN

Product Highlights

4 open-drain N-channel MOSFETs per package

- 200, 300, and 400 V versions
- 335 mA per output @ $T_A = 25^\circ\text{C}$

Direct logic to high-voltage interface

- Interfaces directly with TTL or 5 V CMOS logic
- No intermediate gate-drive power supply needed

Measures Current without external voltage drops

- Each MOSFET includes a proportional current sense output
- Can be used to tell if current is flowing
- Can be used to tell if too much current is flowing




Figure 1. Typical Application

Description

The PWR-NCH401 high-voltage array is designed to provide a cost-effective interface with TTL or 5 V CMOS logic and high-voltage loads such as relays, solenoids, tungsten lamps, printer hammers, and small motors. Each circuit consists of 4 N-channel, enhancement mode MOSFET transistors in a common source configuration with independent open drains. Each MOSFET transistor is rated at up to 400 V, and with its low $R_{DS(\text{ON})}$ of 10 Ω , can handle 335 mA at an ambient temperature of 25°C (675 mA total package capability). The 400 V blocking rating makes the MOSFET transistors usable on 110 VAC mains.

Each of the MOSFETs come provided with an added current sense capability. The SENSE output allows the transistor current to be measured without introducing a sense resistor in series with the load, which causes an additional voltage drop and power dissipation within the circuit. The SENSE output varies proportionally with output current in the ratio of about 750:1. The SENSE current can be used to control load current or to flag a microcontroller to either the presence or absence of load current.

The PWR-NCH401 is available in a 300 mil (narrow body) 24-pin plastic DIP package.




Figure 2. Pin Configuration and Schematic Diagram

T-39-90

Application Guidelines

The use of the Power Integrations PWR-NCH401 MOSFET array is analogous to the use of any N-channel, enhancement mode MOSFET. Like all semiconductors, the performance of the device is sensitive to junction temperature. Therefore, ratings for power dissipation and maximum current should be calculated based on the ambient temperature of the particular application.

The PWR-NCH401 threshold voltage has been designed to meet TTL and 5 V CMOS logic levels, unlike most discrete MOSFETs which require a gate voltage of 10 V for full enhancement.




Figure 3. Virtual ground current sensing circuit

Current Sense

The proportional current sensing capability of the MOSFETs gives this device extreme versatility. The current from the SENSE output is approximately 1/750 of the output current. The circuit that yields the best performance in terms of accuracy and noise immunity is shown in Figure 3. The three major disadvantages of this circuit are:

1. Dual supplies are required.
2. The output voltage is inverted.
3. Output response is limited by the slew rate of the op amp.

The resistor sensing circuit shown in Figure 4 eliminates the first two disadvantages at the expense of reduced accuracy.

The op amp amplifies the voltage developed across R_s . The op amp should be selected from those designed to operate with a single supply, e.g. LM324, LM358, etc.

The selection of R_s is not a trivial matter. In order not to degrade the current sense ratio (r) at high currents, voltage




Figure 4. Resistor sensing circuit

developed across R_s should be less than r times 100 mV.

Thus:

$$R_s(\max) < \frac{(0.1 \text{ V}) r}{I_D(\max)}$$

The lower bound for R_s will be determined by the offset voltage of the op amp and the lowest voltage that can be amplified without being impacted by signal noise. However, while

proportional control using I_{SENSE} appears formidable, the current mirror can easily be used to warn of current overloads, or for the detection of the presence or absence of load current.

NOTE: If the SENSE pins are not used, they should always be shorted to COMMON. Do not leave them floating. The source of the SENSE device could float toward the MOSFET drain voltage, exceeding the gate-to-source rating of the device.

T-39-9D

Schematic Diagram and Pin Configuration




Figure 5. Schematic diagram

Figure 6. Pin configuration

Absolute Maximum Ratings¹

Drain (OUT) Voltage	200 V	Storage Temperature	-65 to 125°C
-1 Suffix	300 V	Ambient Temperature	0 to 70°C
-2 Suffix	400 V	Junction Temperature	150°C
-3 Suffix	-7 V to 7 V	Lead temperature ⁽⁴⁾ ,	260°C
Gate (IN) Voltage		Power Dissipation ($T_A = 25^\circ\text{C}$)	1.7 W
Drain (OUT) Current		($T_A = 70^\circ\text{C}$)	1.1 W
Continuous (per transistor - $T_A = 25^\circ\text{C}$) ⁽²⁾	335 mA	Thermal Impedance, (θ_{JA})	73.5°C/W
(per transistor - $T_A = 70^\circ\text{C}$) ⁽²⁾	270 mA		
(per package - $T_A = 25^\circ\text{C}$)	675 mA		
(per package - $T_A = 70^\circ\text{C}$)	525 mA		
Peak (per transistor) ^(2,3)	430 mA		
(per package) ⁽³⁾	1.7 A		



T-39-90

Specification	Symbol	Test Conditions, Unless Otherwise Specified: $V_{SENSE} = 0 \text{ V}$, $T_A = 0 \text{ to } 70^\circ\text{C}$	Limits			Units
			MIN	TYP	MAX	
OFF-STATE CHARACTERISTICS¹						
Breakdown Voltage	BV_{DSS}	$I_{OUT} = 100 \mu\text{A}$, $V_{IN} = 0 \text{ V}$	-1 Suffix	200		V
			-2 Suffix	300		
			-3 Suffix	400		
Drain Source Leakage Current	I_{DSS}	$V_{OUT} = 80\% \text{ of } BV_{DSS}$ $V_{IN} = 0 \text{ V}$	$T_J = 25^\circ\text{C}$		10	μA
			$T_J = 150^\circ\text{C}$		25	
Gate Body Leakage Current	I_{GSS}	$V_{IN} = 5 \text{ V}$, $V_{OUT} = 0 \text{ V}$		---	500	nA
ON-STATE CHARACTERISTICS						
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{IN} = V_{OUT}$, $I_{OUT} = 1 \text{ mA}$	0.5		1.5	V
On-State Resistance	$R_{DS(\text{ON})}$	$V_{IN} = 5 \text{ V}$ $I_{OUT} = 100 \text{ mA}$	$T_J = 25^\circ\text{C}$		7	Ω
			$T_J = 150^\circ\text{C}$		14	
$\Delta R_{DS(\text{ON})}$ over Temperature	$\Delta R_{DS(\text{ON})}$	$I_{OUT} = 100 \text{ mA}$, $V_{IN} = 5 \text{ V}$			0.6	%/ $^\circ\text{C}$
SENSE Current	I_{SENSE}	$R_{SENSE} = 150 \Omega$ (See Figure 8) $I_{OUT} = 100 \text{ mA}$	105		165	μA
Trans- conductance	g_{fs}	$I_{OUT} = 100 \text{ mA}$ $V_{OUT} = 25 \text{ V}$		3.0		s
DYNAMIC CHARACTERISTICS						
Total Gate Charge	Q_G	$V_{DD} = 25 \text{ V}$, $V_{IN} = 0 \text{ V}$ $f = 1 \text{ MHz}$		900		pC
Output Capacitance	C_{OSS}	$V_{DD} = 25 \text{ V}$, $f = 1 \text{ MHz}$		24		pF
Turn-on Delay Time	$t_{d(on)}$	See Figure 8		30	45	ns
Fall Time	t_f	See Figure 8		100	150	ns
Turn-off Delay Time	$t_{d(off)}$	See Figure 8		170	220	ns
Rise Time	t_r	See Figure 8		160	210	ns

NOTES:

1. All gates(IN X) and drains (OUT X) not under test connected to COM



T-39-90










Figure 8. Test circuits





Ordering Information


PART NUMBER	PACKAGE	TEMPERATURE RANGE	BREAKDOWN VOLTAGE
PWR-NCH401PUC1	24-PIN PDIP	0 TO 70° C	200 V
PWR-NCH401PUC2	24-PIN PDIP	0 TO 70° C	300 V
PWR-NCH401PUC3	24-PIN PDIP	0 TO 70° C	400 V



T-39-90

DIM	Inches	mm
A	1.270 MAX	32.26 MAX
B	.090-.110	2.286-2.794
C	.015-.021	.381-.533
D	.040 TYP	1.016 TYP
E	.010-.040	.254-1.016
F	.125 MIN	3.175 MIN
G	.020 MIN	.508 MIN
H	.125-.135	3.175-3.429
J	.300-.320	7.620-8.128
K	.245-.255	6.223-6.477
L	.009-.015	.229-.381
M	.030-.110	.762-2.794
N	.020 TYP	.508 TYP

**24-Pin Narrow-body
Plastic DIP
PU Suffix**



PO-003A-011890