

NanoAmp Solutions, Inc. 670 North McCarthy Blvd. Suite 220, Milpitas, CA 95035 ph: 408-935-7777, FAX: 408-935-7770 www.nanoamo.com

N01L163WN1A

### 1Mb Ultra-Low Power Asynchronous CMOS SRAM

### 64K × 16 bit

### Overview

The N01L163WN1A is an integrated memory device containing a 1 Mbit Static Random Access Memory organized as 65,536 words by 16 bits. The device is designed and fabricated using NanoAmp's advanced CMOS technology to provide both high-speed performance and ultra-low power. The device operates with a single chip enable ( $\overline{CE}$ ) control and output enable ( $\overline{OE}$ ) to allow for easy memory expansion. Byte controls (UB and LB) allow the upper and lower bytes to be accessed independently. The N01L163WN1A is optimal for various applications where low-power is critical such as battery backup and hand-held devices. The device can operate over a very wide temperature range of -40°C to +85°C and is available in JEDEC standard packages compatible with other standard 64Kb x 16 SRAMs.

### **Features**

- Single Wide Power Supply Range 2.3 to 3.6 Volts
- Very low standby current 2.0µA at 3.0V (Typical)
- Very low operating current 2.0mA at 3.0V and 1µs (Typical)
- Very low Page Mode operating current 0.8mA at 3.0V and 1µs (Typical)
- Simple memory control Single Chip Enable (CE) Byte control for independent byte operation Output Enable (OE) for memory expansion
- Low voltage data retention Vcc = 1.8V
- Very fast output enable access time 30ns OE access time
- Automatic power down to standby mode
- TTL compatible three-state output driver
- Compact space saving BGA package available

Part Number	Package Type	Operating Temperature	Power Supply (Vcc)	Speed	Standby Current (I <sub>SB</sub> ), Typical	Operating Current (Icc), Typical
N01L163WN1AB	48 - BGA					
N01L163WN1AT	44 - TSOP II	4000 1 0500		55ns @ 2.7V	24	
N01L163WN1AB2	48 - BGA Green	-40°C to +85°C	2.30 - 3.00	70ns @ 2.3V	2 μΑ	2 mA @ 1MHz
N01L163WN1AT2	44 - TSOP II Green					

### **Product Family**

### **Pin Configurations**

$ \begin{array}{c c} A_4 & 1 \\ A_3 & 2 \\ A_2 & 3 \\ A_1 & 4 \\ \underline{A_0} & 5 \\ \end{array} $	PIN ONE	44 A5 43 A6 42 A7 41 OE 40 UB
CE         6           I/O0         17           I/O1         18           I/O2         10           I/O2         10           I/O3         10           VCCU         11           I/O4         115           I/O4         115           I/O4         117           A15         118           A14         119           A12         22	N01L163WN1A TSOP	39 LB 38 I/O15 37 I/O14 36 I/O13 35 I/O12 34 VSC 32 I/O11 31 I/O10 32 I/O11 31 I/O10 30 I/O9 29 I/O8 28 INC 27 A8 28 NC 27 A8 26 A9 25 A10 24 A11 23 NC


	1	2	3	4	5	6
А	LB	OE	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	NC
В	I/O <sub>8</sub>	UB	A <sub>3</sub>	A <sub>4</sub>	E	I/O <sub>0</sub>
С	I/O <sub>9</sub>	I/O <sub>10</sub>	A <sub>5</sub>	A <sub>6</sub>	I/O <sub>1</sub>	I/O <sub>2</sub>
D	v <sub>ss</sub>	I/O <sub>11</sub>	NC	A <sub>7</sub>	I/O <sub>3</sub>	v <sub>cc</sub>
Е	$v_{cc}$	I/O <sub>12</sub>	NC	NC	I/O <sub>4</sub>	v <sub>ss</sub>
F	I/O <sub>14</sub>	I/O <sub>13</sub>	A <sub>14</sub>	A <sub>15</sub>	I/O <sub>5</sub>	I/O <sub>6</sub>
G	I/O <sub>15</sub>	NC	A <sub>12</sub>	A <sub>13</sub>	WE	I/O <sub>7</sub>
Н	NC	A <sub>8</sub>	A <sub>9</sub>	A <sub>10</sub>	A <sub>11</sub>	NC
48 Pin BGA (top) 6 x 8 mm						

#### **Pin Descriptions**

Pin Name	Pin Function
A <sub>0</sub> -A <sub>15</sub>	Address Inputs
WE	Write Enable Input
CE	Chip Enable Input
OE	Output Enable Input
LB	Lower Byte Enable Input
UB	Upper Byte Enable Input
I/O <sub>0</sub> -I/O <sub>15</sub>	Data Inputs/Outputs
NC	Not Connected
V <sub>CC</sub>	Power
V <sub>SS</sub>	Ground

(DOC# 14-02-011 REV G ECN# 01-1272)

### N01L163WN1A



1. When  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  are in select mode (low), I/O<sub>0</sub> - I/O<sub>15</sub> are affected as shown. When  $\overline{\text{LB}}$  only is in the select mode only I/O<sub>0</sub> - I/O<sub>7</sub> are affected as shown. When UB is in the select mode only I/O<sub>8</sub> - I/O<sub>15</sub> are affected as shown.

High Z

Active

Active

2. When the device is in standby mode, control inputs (WE, OE, UB, and LB), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

3. When  $\overline{\text{WE}}$  is invoked, the  $\overline{\text{OE}}$  input is internally disabled and has no effect on the circuit.

 $L^1$ 

### Capacitance<sup>1</sup>

н

Н

 $L^1$ 

L

ltem	Symbol	Test Condition	Min	Мах	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V, f = 1 MHz, T <sub>A</sub> = 25 <sup>o</sup> C		8	pF
I/O Capacitance	C <sub>I/O</sub>	V <sub>IN</sub> = 0V, f = 1 MHz, T <sub>A</sub> = 25 <sup>o</sup> C		8	pF

1. These parameters are verified in device characterization and are not 100% tested

(DOC# 14-02-011 REV G ECN# 01-1272)

# N01L163WN1A

### Absolute Maximum Ratings<sup>1</sup>

Item	Symbol	Rating	Unit
Voltage on any pin relative to $V_{SS}$	V <sub>IN,OUT</sub>	–0.3 to V <sub>CC</sub> +0.3	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	V <sub>CC</sub>	-0.3 to 4.5	V
Power Dissipation	PD	500	mW
Storage Temperature	T <sub>STG</sub>	-40 to 125	°C
Operating Temperature	T <sub>A</sub>	-40 to +85	°C
Soldering Temperature and Time	T <sub>SOLDER</sub>	260ºC, 10sec	°C

Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the operating section of this specification is not
implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **Operating Characteristics (Over Specified Temperature Range)**

Item	Symbol	Test Conditions	Min.	Typ <sup>1</sup>	Мах	Unit
Supply Voltage	V <sub>CC</sub>		2.3		3.6	V
Data Retention Voltage	$V_{DR}$	Chip Disabled <sup>3</sup>	1.8			V
Input High Voltage	V <sub>IH</sub>		1.8		V <sub>CC</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub>		-0.3		0.6	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = 0.2mA	V <sub>CC</sub> -0.2			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = -0.2mA			0.2	V
Input Leakage Current	Ι <sub>LI</sub>	V <sub>IN</sub> = 0 to V <sub>CC</sub>			0.5	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{OE} = V_{IH}$ or Chip Disabled			0.5	μA
Read/Write Operating Supply Current @ 1 µs Cycle Time <sup>2</sup>	I <sub>CC1</sub>	VCC=3.6 V, V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> Chip Enabled, I <sub>OUT</sub> = 0		2.0	3.0	mA
Read/Write Operating Supply Current @ 70 ns Cycle Time <sup>2</sup>	I <sub>CC2</sub>	VCC=3.6 V, V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> Chip Enabled, I <sub>OUT</sub> = 0		9.5	14.0	mA
Page Mode Operating Supply Current @ 70ns Cycle Time <sup>3</sup> (Refer to Power Savings with Page Mode Operation diagram)	I <sub>CC3</sub>	VCC=3.6 V, V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> Chip Enabled, I <sub>OUT</sub> = 0		4.0		mA
Read/Write Quiescent Operating Sup- ply Current <sup>3</sup>	I <sub>CC4</sub>	$V_{CC}$ =3.6 V, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ Chip Enabled, $I_{OUT}$ = 0, f = 0			3.0	mA
Maximum Standby Current <sup>3</sup>	I <sub>SB1</sub>	V <sub>IN</sub> = V <sub>CC</sub> or 0V Chip Disabled t <sub>A</sub> = 85 <sup>o</sup> C, VCC = 3.6 V		2.0	20	μA
Maximum Data Retention Current <sup>3</sup>	I <sub>DR</sub>	Vcc = 1.8V, $V_{IN} = V_{CC}$ or 0 Chip Disabled, $t_A = 85^{\circ}C$			10	μΑ

1. Typical values are measured at Vcc=Vcc Typ.,  $T_A = 25^\circ C$  and are not 100% tested.

2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

 This device assumes a standby mode if the chip is disabled (CE high). In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS

(DOC# 14-02-011 REV G ECN# 01-1272)

### N01L163WN1A

Power Savings with Page Mode Operation (WE = V <sub>IH</sub> )
Page Address (A4 - A15 ) Open page
Word Address (A0 - A3)         Word 1         Word 2          Word 16         Word 16
CE
OE
Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature.
The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 16-bit words of data are read from the open page. By treating addresses A0-A3 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is
considerably lower than standard operating currents for low power SRAMs.

(DOC# 14-02-011 REV G ECN# 01-1272)

# N01L163WN1A

### **Timing Test Conditions**


Item	
Input Pulse Level	0.1V <sub>CC</sub> to 0.9 V <sub>CC</sub>
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.5 V <sub>CC</sub>
Output Load	CL = 30pF
Operating Temperature	-40 to +85 °C

#### Timing

ltem	Symbol	2.3 -	3.6 V	2.7 -	3.6 V	Units
nem	Symbol	Min.	Max.	Min.	Max.	Units
Read Cycle Time	t <sub>RC</sub>	70		55		ns
Address Access Time	t <sub>AA</sub>		70		55	ns
Chip Enable to Valid Output	t <sub>CO</sub>		70		55	ns
Output Enable to Valid Output	t <sub>OE</sub>		35		30	ns
Byte Select to Valid Output	t <sub>LB</sub> , t <sub>UB</sub>		35		30	ns
Chip Enable to Low-Z output	t <sub>LZ</sub>	10		10		ns
Output Enable to Low-Z Output	t <sub>OLZ</sub>	5		5		ns
Byte Select to Low-Z Output	t <sub>LBZ</sub> , t <sub>UBZ</sub>	10		10		ns
Chip Disable to High-Z Output	t <sub>HZ</sub>	0	20	0	20	ns
Output Disable to High-Z Output	t <sub>OHZ</sub>	0	20	0	20	ns
Byte Select Disable to High-Z Output	t <sub>LBHZ</sub> , t <sub>UBHZ</sub>	0	20	0	20	ns
Output Hold from Address Change	t <sub>OH</sub>	10		10		ns
Write Cycle Time	t <sub>WC</sub>	70		55		ns
Chip Enable to End of Write	t <sub>CW</sub>	50		40		ns
Address Valid to End of Write	t <sub>AW</sub>	50		40		ns
Byte Select to End of Write	t <sub>LBW</sub> , t <sub>UBW</sub>	50		40		ns
Write Pulse Width	t <sub>WP</sub>	40		40		ns
Address Setup Time	t <sub>AS</sub>	0		0		ns
Write Recovery Time	t <sub>WR</sub>	0		0		ns
Write to High-Z Output	t <sub>WHZ</sub>		20		20	ns
Data to Write Time Overlap	t <sub>DW</sub>	40		35		ns
Data Hold from Write Time	t <sub>DH</sub>	0		0		ns
End Write to Low-Z Output	t <sub>ow</sub>	5		10		ns


#### (DOC# 14-02-011 REV G ECN# 01-1272)

# N01L163WN1A




(DOC# 14-02-011 REV G ECN# 01-1272)

# N01L163WN1A




(DOC# 14-02-011 REV G ECN# 01-1272)

# N01L163WN1A



(DOC# 14-02-011 REV G ECN# 01-1272)

### N01L163WN1A




### **Dimensions (mm)**

D	Е		BALL MATRIX					
		SD	SE	J	K TYPE			
6±0.10	8±0.10	0.375	0.375	1.125	1.375	FULL		

(DOC# 14-02-011 REV G ECN# 01-1272)

### N01L163WN1A



#### **Revision History**

Revision #	Date	Change Description
A	Jan. 2000	Initial advance release
В	Apr. 2001	Access time 55ns @ 3.0V, corrected voltage range, TSOP mechanical package drawing, misc. errata
С	Sept. 2001	Misc. modifications, preliminary release
D	Dec. 2001	Part number change from EM064L16, modified Overview and Features, added Page Mode Operation diagam, revised Operating Characteristics table, Func- tional Description table and Ordering Information diagram
E	Nov. 2002	Replaced Isb and Icc on Product Family table with typical values
F	Oct. 2004	Added Pb-Free and Green Package Option
G	Nov. 2005	Removed Pb-Free Pkg, added Green Pkg and RoHS Compliant

© 2001 - 2002 Nanoamp Solutions, Inc. All rights reserved.

NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this data sheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this data sheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instruments.

(DOC# 14-02-011 REV G ECN# 01-1272)