

**LH28F032SUHTD-70**  
**32 Mbit (2 Mbit x 16, 4 Mbit x 8)**  
**5V Single Voltage Dual Work Flash Memory**

<b>CONTENTS</b>	<b>PAGE</b>	<b>CONTENTS</b>	<b>PAGE</b>
<b>FEATURES</b> .....	<b>2</b>	<b>4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS</b> .....	<b>10</b>
<b>1.0 INTRODUCTION</b> .....	<b>3</b>	<b>5.0 ELECTRICAL SPECIFICATIONS</b> .....	<b>16</b>
<b>2.0 DEVICE PINOUT</b> .....	<b>5</b>	<b>6.0 PACKAGE AND PACKING SPECIFICATION</b> .....	<b>39</b>
<b>3.0 MEMORY MAPS</b> .....	<b>8</b>		

**LH28F032SUHTD-70**  
**32 MBIT (2 MBIT x 16, 4 MBIT x 8)**  
**5V SINGLE VOLTAGE DUAL WORK FLASH MEMORY**

**FEATURES**

- Dual 16M-bit Banks Enable the Simultaneous Read/Write/Erase Operation
- 5V Write/Erase Operation (5V  $V_{pp}$ )
  - No Requirement for DC/DC Converter to Write/Erase
  - Capable to Perform Erase, Write, Read for each Bank Independently (Impossible to Perform Read from both Banks at a Time)
- User-Selectable 3.3V or 5V  $V_{cc}$
- User-Configurable x8 or x16 Operation
- Maximum Access Time:
  - 70 ns ( $V_{cc} = 5.0V \pm 0.25V$ )
  - 80 ns ( $V_{cc} = 5.0V \pm 0.5V$ )
  - 120 ns ( $V_{cc} = 3.3V \pm 0.3V$ )
- 0.64 MB/sec Write Transfer Rate
- 10 Thousand Erase Cycles per Block
- 56-Lead, 1.2mm x 14mm x 20mm TSOP Package
- Revolutionary Architecture
  - Pipelined Command Execution
  - Write During Erase
  - Command Superset of Sharp LH28F016SU
- 80  $\mu A$  (Max.)  $I_{cc}$  Both Banks in Standby
- 16  $\mu A$  (Max.) Deep Power-Down
- 64 Independently Lockable Blocks
- State-of-the-Art 0.55  $\mu m$  ETOX™ Flash Technology
- Not designed or rated as radiation hardened

Sharp's LH28F032SUHTD-70 32-Mbit Flash Memory is a revolutionary architecture which enables the design of truly mobile, high performance, personal computing and communication products. With innovative capabilities, 5V single voltage operation and very high read/write performance, the LH28F032SUHTD-70 is also the ideal choice for designing embedded mass storage flash memory systems.

The LH28F032SUHTD-70 is the highest density, highest performance non-volatile read/write solution for solid-state storage applications. Its symmetrically blocked architecture (100% compatible with the LH28F008SA 8-Mbit Flash memory), extended cycling, low power 3.3V operation, very fast write and read performance and selective block locking provide a highly flexible memory component suitable for high density memory cards, Resident Flash Arrays and PCMCIA-ATA Flash Drives. The LH28F032SUHTD-70's dual read voltage enables the design of memory cards which can interchangeably be read/written in 3.3V and 5.0V systems. Its x8/x16 architecture allows the optimization of memory to processor interface. The flexible block locking option enables bundling of executable application software in a Resident Flash Array or memory card. Manufactured on Sharp's 0.55  $\mu m$  ETOX™ process technology, the LH28F032SUHTD-70 is the most cost-effective, high-density 3.3V flash memory.

LH28F032SUHTD-70 divides 32-Mbit into two areas. Each area can read/write/erase independently. For example, while you write and erase on one area, you can simultaneously read the data from the other area. This enables users to reduce the number of components in their system.

---

\* ETOX is a trademark of Intel corporation.

---

## 1.0 INTRODUCTION

The data sheet is intended to give an overview of the chip feature-set and of the operating AC/DC specifications. Please refer to User's Manual also, to learn detail usage.

### 1.1 Product Overview

The LH28F032SUHTD-70 is a high performance 5V single voltage 32 Mbit (33,554,432 bit) block erasable non-volatile random access memory organized as either 1 Mword x 16 x 2 banks or 2 Mbyte x 8 x 2 banks. Pin assignment and memory map are shown in Figure 2 and Figure 3. All pin except of BE<sub>0</sub># are shared by both banks, and BE<sub>0</sub># is divided to BE<sub>0L</sub># and BE<sub>0H</sub># in order to select one of banks. BE<sub>0L</sub># is assigned to No.2 pin which is CE<sub>0</sub>#, in LH28F016SUT-70, BE<sub>0H</sub># is assigned to No.3 pin which is NC in LH28F016SUT-70. To select either bank (bank0), both BE<sub>0</sub># and BE<sub>0L</sub># must be "L", and to select another bank(bank1), both BE<sub>0</sub># and BE<sub>0H</sub># must be "L". If you make both BE<sub>0L</sub>#, and BE<sub>0H</sub># "L", you can select both banks (bank0 and bank1) at a time, except of Read operation (Array Read, Status Register Read).

Operation mode of bank0 and bank1 are as follows:

- 1) Both bank0 and bank1 are in Deep Power-Down (RP#="L").
- 2) Both bank0 and bank1 are in Standby (BE<sub>0</sub>#="H" or BE<sub>0L</sub>#=BE<sub>0H</sub>#="H")
- 3) Bank0 is in Standby and Bank1 is in active state of programming or erase, or bank0 is in active state of programming or erase and bank1 is in standby.
- 4) Both bank0 and bank1 are in active state (impossible to perform simultaneous read from both banks). In this case bank0 and bank1 perform independent operation, for example, after input Erase command to bank0 erase or program command to bank1 is succeeded, bank0 and bank1 perform each operation concurrently. If you turns both BE<sub>0L</sub># and BE<sub>0H</sub># "L" and performs full-chip erase to both banks, it takes same time of conventional 16M device's that to perform bank0 and bank1 erase.

LH28F032SUHTD-70 is succeeded enhanced features of LH28F016SUHT-70. Following includes principal features:

- 5V Write/Erase Operation (5V V<sub>pp</sub>)
- 3.3V Low Power Capability
- Dedicated Block Write/Erase Protection

A 3/5# input pin reconfigures the device internally for optimized 3.3V or 5.0V read/write operation.

The LH28F032SUHTD-70 will be available in a 56-lead, 1.2mm thick, 14mm x 20mm TSOP type 1 package. This form factor and pinout allow for very high board layout densities.

A Command User Interface (CUI) serves as the system interface between the microprocessor or micro-controller and the internal memory operation.

Internal Algorithm Automation allows Byte/Word Writes and Block Erase operations to be executed using a Two-Write command sequence to the CUI.

Following commands which is performed in LH28F016SUHT-70 are also available in LH28F032SUHTD-70.

- Page Buffer Writes to Flash
- Command Queuing Capability
- Automatic Data Writes During Erase
- Software Locking of Memory Blocks
- Two-Byte Successive Writes in 8-bit Systems
- Erase All Unlocked Blocks

Writing of memory data is performed in either byte or word increments typically within 8 μsec, a 25% improvement over the LH28F008SA. A Block Erase operation erases each one block of 32 blocks in bank0 and bank1 in typically 0.7 sec, independent of the other blocks, which is about 55% improvement over the LH28F008SA.

The LH28F032SUHTD-70 incorporates two Page Buffers of 256 Bytes (128 Words) each bank0 and bank1 to allow page data writes.

All operations are started by a sequence of Write commands to the device. Three Status Registers (described in detail later) and a RY/BY# output pin provide information on the progress of the requested operation. Because of the bank0,1 share RY/BY# output, they are treated as a wired-OR. When either of the bank0,1 is in active (except of read), RY/BY# outputs "L", therefore in order to know which bank is in active, it requires to read Status Register.

Command queuing is accepted up to two commands in each bank0,1 independently.

The LH28F032SUHTD-70 provides user-selectable block locking to protect code or data such as Device Drivers, PCMCIA card information, ROM-Executable OS or Application Code. Each block has an associated non-volatile lock-bit which determines the lock status of the block. In addition, the LH28F032SUHTD-70 incorporates Master Write Protection Pin(WP#). When WP# turns V<sub>IL</sub> after Block Lock command was issued, the device realizes Block Lock capability. When WP# is V<sub>IH</sub>, any Write or Erase operation can be performed in spite of Block Lock status. When WP# is V<sub>IL</sub>, please note following points.

1. When WP# is V<sub>IL</sub>, any execution for Block Lock command makes operation error. It is accomplished by keeping WP# V<sub>IH</sub> to execute Block Lock command.
2. When WP# is V<sub>IL</sub> and also if power off occurs or Reset, Abort command is issued during executing Erase operation, there is a possibility that the Block in which Erase operation is in progress turns to protected Block and succeeding Erase/Write operation in that Block can not be executed. In this case, turn WP# to V<sub>IH</sub> and also execute Block Erase operation for that Block or execute Bank Erase operation.

In LH28F032SUHTD-70, each bank0,1 contains three types of Status Registers to accomplish various functions:

- A Compatible Status Register (CSR) which is 100% compatible with the LH28F008SA Flash memory's Status Register. This register, when used alone, provides a straightforward upgrade capability to the LH28F032SUHTD-70 from a LH28F008SA-based design.
- A Global Status Register (GSR) which informs the system of command Queue status, Page Buffer status, and overall Write Status Machine (WSM) status.
- 32 Block Status Registers (BSRs) which provide block-specific status information such as the block lock-bit status.

The GSR and BSR memory maps for Byte-Wide and Word-Wide modes are shown in Figures 4.1 and 4.2.

The LH28F032SUHTD-70 incorporates an open drain RY/BY# output pin. This feature allows the user to OR-tie many RY/BY# pins together in a multiple memory configuration such as a Resident Flash Array. Other configurations of the RY/BY# pin are enabled via special CUI commands and are described in detail in the LH28F016SU User's Manual.

The LH28F032SUHTD-70 also incorporates a dual bank-enable function with three input pins, BE<sub>0</sub>#, and BE<sub>1L</sub>#, BE<sub>1H</sub>#. These pins have exactly the same functionality as the regular chip-enable pin CE# on the LH28F008SA. For minimum chip designs, BE<sub>0</sub># may be tied to ground and use BE<sub>1L</sub># or BE<sub>1H</sub># as the bank enable input. The LH28F032SUHTD-70 uses the logical combination of these three signals to enable or disable the entire chip. Both BE<sub>0</sub># and BE<sub>1L</sub>#, BE<sub>1H</sub> must be active low to enable the device and if either one becomes inactive, the bank will be disabled. This feature, along with the open drain RY/BY# pin, allows the system designer to reduce the number of control pins used in a large array of 32-Mbit devices.

The BYTE# pin allows either x8 or x16 read/writes to the LH28F032SUHTD-70. BYTE# at logic low selects 8-bit mode with address A<sub>0</sub> selecting between low byte and high byte. On the other hand, BYTE# at logic high enables 16-bit operation with address A<sub>1</sub> becoming the lowest order address and address A<sub>0</sub> is not used (don't care). A device diagram is shown in Figure 1.

The LH28F032SUHTD-70 is specified for a maximum access time of each version, as follows:

Operating Temperature	V <sub>cc</sub> Supply	Max. Access (t <sub>acc</sub> )
- 40 - 85 °C	4.75 - 5.25 V	70 ns
- 40 - 85 °C	4.5 - 5.5 V	80 ns
- 40 - 85 °C	3.0 - 3.6 V	120 ns

The LH28F032SUHTD-70 incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in static mode of operation (addresses not switching). In APS mode, the typical I<sub>cc</sub> current is 4 mA at 5.0V (2 mA at 3.3V), both bank0,1 are in active state.

A Deep Power-Down mode of operation is invoked when the RP# (called PWD# on the LH28F008SA) pin transitions low, any current operation is aborted and the device is put into the deep power down mode. This mode brings the device power consumption to less than 16µA, typically, and provides additional write protection by acting as a device reset pin during power transitions. When the power is turned on, RP# pin is turned to low in order to return the device to default configuration. When the 3/5# pin is switched, or when the power transition is occurred, or at the power on/off, RP# is required to stay low in order to protect data from noise. A recovery time of 400ns (LH28F032SUHTD-70) is required from RP# switching high until outputs are again valid. In the Deep Power-Down state, the WSM is reset (any current operation will abort) and the CSR, GSR and BSR registers are cleared.

A CMOS Standby mode of operation is enabled when either BE<sub>0</sub>#, or both BE<sub>1L</sub># and BE<sub>1H</sub>#, transition high and RP# stays high with all input control pins at CMOS levels. In this mode, the device draws an I<sub>cc</sub> standby current of 80µA(Max.).


Please do not execute reprogramming "0" for the bit which has already been programmed "0". Overwrite operation may generate unerasable bit. In case of reprogramming "0" to the data which has been programmed "1".

- Program "0" for the bit in which you want to change data from "1" to "0".

- Program "1" for the bit which has already been programmed "0".

For example, changing data from "10111101" to "10111100" requires "11111110" programming.

When you use LH28F032SUHTD-70, please note following points related to output buffer. When the device is in the reading mode, High-Low-High glide may occurs (It is within the access time, not operation error.) In case of the device is used for application in which the GND/V<sub>cc</sub> from system is tied by high-inductance connector or flat cable such as memory card, V<sub>cc</sub> current which is generated by the glide induces voltage difference at GND/V<sub>cc</sub> between system and device. The detail mechanism is showed in following chart. In these kinds application, GND/V<sub>cc</sub> pin (No.42, No.43) should be connected to a single line from outside. GND/V<sub>cc</sub> lines from other devices should not be mixed.



## 2.0 DEVICE PINOUT

The LH28F032SUHTD-70 56L-TSOP Type I pinout configuration is shown in Figure 2.




Figure 1. LH28F032SUHTD-70 Block Diagram

Architectural Evolution Includes Page Buffers, Queue Registers and Extended Status Registers.

## 2.1 Lead Descriptions

Symbol	Type	Name and Function
A <sub>0</sub>	INPUT	<b>BYTE-SELECT ADDRESS:</b> Selects between high and low byte when device is in x8 mode. This address is latched in x8 Data Writes. Not used in x16 mode (It must be fixed to "L" or "H".) (i.e., the A <sub>0</sub> input buffer is turned off when BYTE# is high).
A <sub>1</sub> -A <sub>15</sub>	INPUT	<b>WORD-SELECT ADDRESSES:</b> Select a word within one 64-Kbyte block. A <sub>6-15</sub> selects 1 of 1024 rows, and A <sub>1-5</sub> selects 16 of 512 columns. These addresses are latched during Data Writes.
A <sub>16</sub> -A <sub>20</sub>	INPUT	<b>BLOCK-SELECT ADDRESSES:</b> Select 1 of 32 Erase blocks. These addresses are latched during Data Writes, Erase and Lock-Block operations.
DQ <sub>0</sub> -DQ <sub>7</sub>	INPUT/OUTPUT	<b>LOW-BYTE DATA BUS:</b> Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate Read mode. Floated when the chip is de-selected or the outputs are disabled.
DQ <sub>8</sub> -DQ <sub>15</sub>	INPUT/OUTPUT	<b>HIGH-BYTE DATA BUS:</b> Inputs data during x16 Data-Write operations. Outputs array, buffer or identifier data in the appropriate Read mode; not used for Status register reads. Floated when the chip is de-selected or the outputs are disabled.
BE <sub>0</sub> #, BE <sub>1L</sub> #, BE <sub>1H</sub> #	INPUT	<b>BANK ENABLE INPUTS:</b> Activate the device's control logic, input buffers, decoders and sense amplifiers. When BE <sub>0</sub> # and BE <sub>1L</sub> # are "low", bank0 is in active. When BE <sub>0</sub> # and BE <sub>1H</sub> # are "low", bank1 is in active.
RP#	INPUT	<b>RESET/POWER-DOWN:</b> With RP# low, the device is reset, any current operation is aborted and device is put into the deep power down mode. When the power is turned on, RP# pin is turned to low in order to return the device to default configuration. When the 3/5# pin is switched, or when the power transition is occurred, or at the power on/off, RP# is required to stay low in order to protect data from noise. When returning from Deep Power-Down, a recovery time of 400ns is required to allow these circuits to power-up. When RP# goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status registers return to ready (with all status flags cleared). After returning, the device is in read array mode.
OE#	INPUT	<b>OUTPUT ENABLE:</b> Gates device data through the output buffers when low. The outputs float to tri-state off when OE# is high.  <b>NOTE:</b> BE <sub>x</sub> # overrides OE#, and OE# overrides WE#.
WE#	INPUT	<b>WRITE ENABLE:</b> Controls access to the CUI, Page Buffers, Data Queue Registers and Address Queue Latches. WE# is active low, and latches both address and data (command or array) on its rising edge.
RY/BY#	OPEN DRAIN OUTPUT	<b>READY/BUSY:</b> Indicates status of the internal WSM. When low, it indicates that the bank0 WSM or bank1 WSM is busy performing an operation. RY/BY# high indicates that the WSM is ready for new operations (or WSM has completed all pending operations), or Erase is Suspended, or the device is in deep power-down mode. This output is always active (i.e., not floated to tri-state off when OE# or BE <sub>0</sub> #, BE <sub>1</sub> # are high), except if a RY/BY# Pin Disable command is issued.

## 2.1 Lead Descriptions (Continued)

Symbol	Type	Name and Function
WP#	INPUT	<b>WRITE PROTECT:</b> Erase blocks can be locked by writing a non-volatile lock-bit for each block. When WP# is low, those locked blocks as reflected by the Block-Lock Status bits (BSR.6), are protected from inadvertent Data Writes or Erases. When WP# is high, all blocks can be Written or Erased regardless of the state of the lock-bits. The WP# input buffer is disabled when RP# transitions low (deep power-down mode).
BYTE#	INPUT	<b>BYTE ENABLE:</b> BYTE# low places device in x8 mode. All data is then input or output on DQ <sub>0-7</sub> , and DQ <sub>8-15</sub> float. Address A <sub>0</sub> selects between the high and low byte. BYTE# high places the device in x16 mode, and turns off the A <sub>0</sub> input buffer. Address A <sub>1</sub> , then becomes the lowest order address.
3/5#	INPUT	<b>3.3/5.0 VOLT SELECT:</b> 3/5# high configures internal circuits for 3.3V operation. 3/5# low configures internal circuits for 5.0V operation.  <b>NOTES:</b> Reading the array with 3/5# high in a 5.0V system could damage the device. There is a significant delay from 3/5# switching to valid data.
V <sub>PP</sub>	SUPPLY	<b>ERASE/WRITE POWER SUPPLY (5.0V ± 0.5V):</b> For erasing memory array blocks or writing words/bytes/pages into the flash array.
V <sub>CC</sub>	SUPPLY	<b>DEVICE POWER SUPPLY (3.3V ± 0.3V, 5.0V ± 0.5V):</b> Do not leave any power pins floating.
GND	SUPPLY	<b>GROUND FOR ALL INTERNAL CIRCUITRY:</b> Do not leave any ground pins floating.
NC		<b>NO CONNECT:</b> No internal connection to die, lead may be driven or left floating.




Figure 2. TSOP Configuration

## 3.0 MEMORY MAPS

1FFFFH	64 KByte Block	31	1FFFFH	64 KByte Block	31
1F0000H			1F0000H		
1EFFFFH	64 KByte Block	30	1EFFFFH	64 KByte Block	30
1E0000H			1E0000H		
1DFFFFH	64 KByte Block	29	1DFFFFH	64 KByte Block	29
1D0000H			1D0000H		
1CFFFFH	64 KByte Block	28	1CFFFFH	64 KByte Block	28
1C0000H			1C0000H		
1BFFFFH	64 KByte Block	27	1BFFFFH	64 KByte Block	27
1B0000H			1B0000H		
1AFFFFH	64 KByte Block	26	1AFFFFH	64 KByte Block	26
1A0000H			1A0000H		
19FFFFH	64 KByte Block	25	19FFFFH	64 KByte Block	25
190000H			190000H		
18FFFFH	64 KByte Block	24	18FFFFH	64 KByte Block	24
180000H			180000H		
17FFFFH	64 KByte Block	23	17FFFFH	64 KByte Block	23
170000H			170000H		
16FFFFH	64 KByte Block	22	16FFFFH	64 KByte Block	22
160000H			160000H		
15FFFFH	64 KByte Block	21	15FFFFH	64 KByte Block	21
150000H			150000H		
14FFFFH	64 KByte Block	20	14FFFFH	64 KByte Block	20
140000H			140000H		
13FFFFH	64 KByte Block	19	13FFFFH	64 KByte Block	19
130000H			130000H		
12FFFFH	64 KByte Block	18	12FFFFH	64 KByte Block	18
120000H			120000H		
11FFFFH	64 KByte Block	17	11FFFFH	64 KByte Block	17
110000H			110000H		
10FFFFH	64 KByte Block	16	10FFFFH	64 KByte Block	16
100000H			100000H		
0FFFFH	64 KByte Block	15	0FFFFH	64 KByte Block	15
0F0000H			0F0000H		
0EFFFFH	64 KByte Block	14	0EFFFFH	64 KByte Block	14
0E0000H			0E0000H		
0DFFFFH	64 KByte Block	13	0DFFFFH	64 KByte Block	13
0D0000H			0D0000H		
0CFFFFH	64 KByte Block	12	0CFFFFH	64 KByte Block	12
0C0000H			0C0000H		
0BFFFFH	64 KByte Block	11	0BFFFFH	64 KByte Block	11
0B0000H			0B0000H		
0AFFFFH	64 KByte Block	10	0AFFFFH	64 KByte Block	10
0A0000H			0A0000H		
09FFFFH	64 KByte Block	9	09FFFFH	64 KByte Block	9
090000H			090000H		
08FFFFH	64 KByte Block	8	08FFFFH	64 KByte Block	8
080000H			080000H		
07FFFFH	64 KByte Block	7	07FFFFH	64 KByte Block	7
070000H			070000H		
06FFFFH	64 KByte Block	6	06FFFFH	64 KByte Block	6
060000H			060000H		
05FFFFH	64 KByte Block	5	05FFFFH	64 KByte Block	5
050000H			050000H		
04FFFFH	64 KByte Block	4	04FFFFH	64 KByte Block	4
040000H			040000H		
03FFFFH	64 KByte Block	3	03FFFFH	64 KByte Block	3
030000H			030000H		
02FFFFH	64 KByte Block	2	02FFFFH	64 KByte Block	2
020000H			020000H		
01FFFFH	64 KByte Block	1	01FFFFH	64 KByte Block	1
010000H			010000H		
00FFFFH	64 KByte Block	0	00FFFFH	64 KByte Block	0
000000H			000000H		

Bank0  
(BE<sub>0</sub># = BE<sub>1L</sub># = "L")

Bank1  
(BE<sub>0</sub># = BE<sub>1H</sub># = "L")

Figure 3. LH28F032SUHTD-70 Memory Map (Byte-wide mode)



### 3.1 Extended Status Registers Memory Map




Figure 4.1 Extended Status Register Memory Map (Byte-wide mode)




Figure 4.2 Extended Status Register Memory Map (Word-wide mode)

\* In Word-wide mode A<sub>0</sub> don't care, address values are ignored A<sub>0</sub>

## 4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS

### 4.1 Bus Operations for Word-Wide Mode (BYTE# = V<sub>IH</sub>)

Mode		Notes	RP#	BE <sub>1L</sub> #	BE <sub>1H</sub> #	BE <sub>0</sub> #	OE#	WE#	A <sub>1</sub>	DQ <sub>0-15</sub>	RY/BY#
Read	Bank0	1,2,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	DOUT	X
	Bank1			V <sub>IH</sub>	V <sub>IL</sub>						
	Disable			V <sub>IL</sub>	V <sub>IL</sub>						
Output Disable		1,6,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	High Z	X
Standby	Bank0	1,6,7	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	X	X	X	High Z	X
	Bank1			V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>					
	Bank0,1			V <sub>IH</sub>	V <sub>IH</sub>	X					
	Bank0,1			X	X	V <sub>IH</sub>					
Deep Power-Down		1,3	V <sub>IL</sub>	X	X	X	X	X	X	High Z	V <sub>OH</sub>
Manufacturer ID	Bank0 Bank1 Disable	4	V <sub>IH</sub>	V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub>	V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	00B0H	V <sub>OH</sub>
Device ID	Bank0 Bank1 Disable	4,8	V <sub>IH</sub>	V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub>	V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	6688H	V <sub>OH</sub>
Write	Bank0	1,5,6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	DIN	X
	Bank1			V <sub>IH</sub>	V <sub>IL</sub>						
	Bank0,1			V <sub>IL</sub>	V <sub>IL</sub>						

### 4.2 Bus Operations For Byte-Wide Mode (BYTE# = V<sub>IL</sub>)

Mode		Notes	RP#	BE <sub>1L</sub> #	BE <sub>1H</sub> #	BE <sub>0</sub> #	OE#	WE#	A <sub>0</sub>	DQ <sub>0-7</sub>	RY/BY#
Read	Bank0	1,2,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	DOUT	X
	Bank1			V <sub>IH</sub>	V <sub>IL</sub>						
	Disable			V <sub>IL</sub>	V <sub>IL</sub>						
Output Disable		1,6,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	High Z	X
Standby	Bank0	1,6,7	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	X	X	X	High Z	X
	Bank1			V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>					
	Bank0,1			V <sub>IH</sub>	V <sub>IH</sub>	X					
	Bank0,1			X	X	V <sub>IH</sub>					
Deep Power-Down		1,3	V <sub>IL</sub>	X	X	X	X	X	X	High Z	V <sub>OH</sub>
Manufacturer ID	Bank0 Bank1 Disable	4	V <sub>IH</sub>	V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub>	V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	B0H	V <sub>OH</sub>
Device ID	Bank0 Bank1 Disable	4,8	V <sub>IH</sub>	V <sub>IL</sub> V <sub>IH</sub> V <sub>IL</sub>	V <sub>IH</sub> V <sub>IL</sub> V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	88H	V <sub>OH</sub>
Write	Bank0	1,5,6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	DIN	X
	Bank1			V <sub>IH</sub>	V <sub>IL</sub>						
	Bank0,1			V <sub>IL</sub>	V <sub>IL</sub>						

#### NOTES:

- X can be V<sub>IH</sub> or V<sub>IL</sub> for address or control pins except for RY/BY#, which is either V<sub>OL</sub> or V<sub>OH</sub>.
- RY/BY# output is open drain. When the WSM is ready, Erase is suspended or the device is in deep power-down mode, RY/BY# will be at V<sub>OH</sub> if it is tied to V<sub>CC</sub> through a resistor. When the RY/BY# at V<sub>OH</sub> is independent of OE# while a WSM operation is in progress.
- RP# at GND ± 0.2V ensures the lowest deep power-down current.
- A<sub>0</sub> and A<sub>1</sub> at V<sub>IL</sub> provide manufacturer ID codes in x8 and x16 modes respectively.
- A<sub>0</sub> and A<sub>1</sub> at V<sub>IH</sub> provide device ID codes in x8 and x16 modes respectively. All other addresses are set to zero.
- Commands for different Erase operations, Data Write operations of Lock-Block operations can only be successfully completed when V<sub>PP</sub> = V<sub>PPH</sub>.
- While the WSM is running, RY/BY# in Level-Mode (default) stays at V<sub>OL</sub> until all operations are complete. RY/BY# goes to V<sub>OH</sub> when the WSM is not busy or in erase suspend mode.
- RY/BY# may be at V<sub>OL</sub> while the WSM is busy performing various operations. For example, a status register read during a Write operation.
- Same device code of LH28F016SUHT-70.

### 4.3 LH28F008SA, LH28F016SUHT-Compatible Mode Command Bus Definitions

Following is for each 16M bit bank operation.

Command	Notes	First Bus Cycle			Second Bus Cycle		
		Oper	Addr	Data	Oper	Addr	Data
Read Array		Write	X	FFH	Read	AA	AD
Intelligent Identifier	1	Write	X	90H	Read	IA	ID
Read Compatible Status Register	2	Write	X	70H	Read	X	CSR.D
Clear Status Register	3	Write	X	50H			
Word/Byte Write		Write	X	40H	Write	WA	WD
Alternate Word/Byte Write		Write	X	10H	Write	WA	WD
Block Erase/Confirm	4	Write	X	20H	Write	BA	D0H
Erase Suspend/Resume	4	Write	X	B0H	Write	X	D0H

#### ADDRESS

AA = Array Address  
 BA = Block Address  
 IA = Identifier Address  
 WA = Write Address  
 X = Don't Care

#### DATA

AD = Array Data  
 CSR.D = CSR Data  
 ID = Identifier Data  
 WD = Write Data

#### NOTES:

- Following the intelligent identifier command, two Read operations access the manufacturer and device signature codes.
- The CSR is automatically available after device enters Data Write, Erase, or Suspend operations.
- Clears CSR.3, CSR.4 and CSR.5. Also clears GSR.5 and all BSR.5 and BSR.2 bits.  
See Status register definitions.
- While device performs Block Erase, if you issue Erase Suspend command (B0H), be sure to confirm ESS (Erase-Suspend-Status) is set to 1 on compatible status register. In the case, ESS bit was not set to 1, also completed the Erase (ESS=0, WASM=1), be sure to issue Resume command (D0H) after completed next Erase command. Beside, when the Erase Suspend command is issued, while the device is not in Erase, be sure to issue Resume command (D0H) after the next erase completed. When you use Erase Suspend/Resume command, we recommend to issue serial Block Erase command (20H, D0H) and Resume command (D0H). (Refer to 4.4 Performance Enhancement Command Bus Definitions.)

## 4.4 LH28F032SUHTD-70-Performance Enhancement Command Bus Definitions

Following is for each 16M bit bank operation.

Command	Mode	Notes	First Bus Cycle			Second Bus Cycle			Third Bus Cycle		
			Oper	Addr	Data	Oper	Addr	Data	Oper	Addr	Data
Read Extended Status Register		1	Write	X	71H	Read	RA	GSRD BSRD			
Page Buffer Swap		7	Write	X	72H						
Read Page Buffer			Write	X	75H	Read	PA	PD			
Single Load to Page Buffer			Write	X	74H	Write	PA	PD			
Sequential Load to Page Buffer	x8	4,6,10	Write	X	E0H	Write	X	BCL	Write	X	BCH
	x16	4,5,6,10	Write	X	E0H	Write	X	WCL	Write	X	WCH
Page Buffer Write to Flash	x8	3,4,9,10	Write	X	0CH	Write	A0	BC(L,H)	Write	WA	BC(H,L)
	x16	4,5,10	Write	X	0CH	Write	X	WCL	Write	WA	WCH
Two-Byte Write	x8	3	Write	X	FBH	Write	A0	WD(L,H)	Write	WA	WD(H,L)
Block Erase /Confirm		11	Write	X	20H	Write	BA	D0H	Write	X	D0H
Lock Block /Confirm			Write	X	77H	Write	BA	D0H			
Upload Status Bits /Confirm		2	Write	X	97H	Write	X	D0H			
Upload Device Information			Write	X	99H	Write	X	D0H	Read	PA	PD
Erase All Unlocked Blocks/Confirm		11	Write	X	A7H	Write	X	D0H	Write	X	D0H
RY/BY# Enable to Level-Mode		8,11,12	Write	X	96H	Write	X	01H			
RY/BY# Pulse-On-Write		8	Write	X	96H	Write	X	02H			
RY/BY# Pulse-On-Erase		8	Write	X	96H	Write	X	03H			
RY/BY# Disable		8	Write	X	96H	Write	X	04H			
Sleep			Write	X	F0H						
Abort			Write	X	80H						

### ADDRESS

BA = Block Address  
 PA = Page Buffer Address  
 RA = Extended Register Address  
 WA = Write Address  
 X = Don't Care

### DATA

AD = Array Data  
 PD = Page Buffer Data  
 BSRD = BSR Data  
 GSRD = GSR Data

WC (L,H) = Word Count (Low, High)  
 BC (L,H) = Byte Count (Low, High)  
 WD (L,H) = Write Data (Low, High)

**NOTES:**

1. RA can be the GSR address or any BSR address. See Figure 4.1 and 4.2 for Extended Status Register Memory Maps.
2. Upon device power-up, all BSR lock-bits come up locked. The Upload Status Bits command must be written to reflect the actual lock-bit status.
3.  $A_0$  is automatically complemented to load second byte of data. BYTE# must be at  $V_{IL}$ .  
 $A_0$  value determines which WD/BC is supplied first:  $A_0 = 0$  looks at the WDL/BCL,  $A_0 = 1$  looks at the WDH/BCH.
4. BCH/WCH must be at 00H for this product because of the 256-Byte (128 Word) Page Buffer size and to avoid writing the Page Buffer contents into more than one 256-Byte segment within an array block. They are simply shown for future Page Buffer expandability.
5. In x16 mode, only the lower byte  $DQ_{0,7}$  is used for WCL and WCH. The upper byte  $DQ_{8,15}$  is a don't care.
6. PA and PD (Whose count is given in cycles 2 and 3) are supplied starting in the 4th cycle which is not shown.
7. This command allows the user to swap between available Page Buffers (0 or 1).
8. These commands reconfigure RY/BY# output to one of two pulse-modes or enable and disable the RY/BY# function.
9. Write address, WA, is the Destination address in the flash array which must match the Source address in the Page Buffer. Refer to the User's Manual.
10. BCL = 00H corresponds to a Byte count of 1. Similarly, WCL = 00H corresponds to a Word count of 1.
11. Unless you issue erase suspend command, it is no necessary to input D0H on third bus cycle.
12. Both bank0,1 erase needs to input this command for both banks.

### 4.5 Compatible Status Register

WSMS	ESS	ES	DWS	VPPS	R	R	R
7	6	5	4	3	2	1	0

**NOTES:**

- |  |  |
|--|--|
| <p><b>CSR.7 = WRITE STATE MACHINE STATUS (WSMS)</b><br/>                 1 = Ready<br/>                 0 = Busy</p> <p><b>CSR.6 = ERASE-SUSPEND STATUS (ESS)</b><br/>                 1 = Erase Suspended<br/>                 0 = Erase in Progress/Completed</p> <p><b>CSR.5 = ERASE STATUS (ES)</b><br/>                 1 = Error in Block Erasure<br/>                 0 = Successful Block Erase</p> <p><b>CSR.4 = DATA-WRITE STATUS (DWS)</b><br/>                 1 = Error in Data Write<br/>                 0 = Data Write Successful</p> <p><b>CSR.3 = <math>V_{pp}</math> STATUS (VPPS)</b><br/>                 1 = <math>V_{pp}</math> Low Detect, Operation Abort<br/>                 0 = <math>V_{pp}</math> OK</p> | <p>RY/BY# output or WSMS bit must be checked to determine completion of an operation (Erase Suspend, Erase or Data Write) before the appropriate Status bit (ESS, ES or DWS) is checked for success.</p> <p>If DWS and ES are set to "1" during an erase attempt, an improper command sequence was entered. Clear the CSR and attempt the operation again.</p> <p>The VPPS bit, unlike an A/D converter, does not provide continuous indication of <math>V_{pp}</math> level. The WSM interrogates <math>V_{pp}</math>'s level only after the Data-Write or Erase command sequences have been entered, and informs the system if <math>V_{pp}</math> has not been switched on. VPPS is not guaranteed to report accurate feedback between <math>V_{ppl}</math> and <math>V_{pph}</math>.</p> |
|--|--|

**CSR.2-0 = RESERVED FOR FUTURE ENHANCEMENTS**  
 These bits are reserved for future use: mask them out when polling the CSR.

## 4.6 Global Status Register

WSMS	OSS	DOS	DSS	QS	PBAS	PBS	PBSS
7	6	5	4	3	2	1	0

**NOTES:**

**GSR.7 = WRITE STATE MACHINE STATUS (WSMS)**  
 1 = Ready  
 0 = Busy

[1] RY/BY# output or WSMS bit must be checked to determine completion of an operation (Block Lock, Suspend, any RY/BY# reconfiguration, Upload Status Bits, Erase or Data Write) before the appropriate Status bit (OSS or DOS) is checked for success.

**GSR.6 = OPERATION SUSPEND STATUS (OSS)**  
 1 = Operation Suspended  
 0 = Operation in Progress/Completed

**GSR.5 = DEVICE OPERATION STATUS (DOS)**  
 1 = Operation Unsuccessful  
 0 = Operation Successful or Currently Running

**GSR.4 = DEVICE SLEEP STATUS (DSS)**  
 1 = Device in Sleep  
 0 = Device Not in Sleep

**MATRIX 5/4**  
 00 = Operation Successful or Currently Running  
 01 = Device in Sleep Mode or Pending Sleep  
 10 = Operation Unsuccessful  
 11 = Operation Unsuccessful or Aborted

If operation currently running, then GSR.7 = 0.

If device pending sleep, then GSR.7 = 0.

Operation aborted: Unsuccessful due to Abort command.

**GSR.3 = QUEUE STATUS (QS)**  
 1 = Queue Full  
 0 = Queue Available

**GSR.2 = PAGE BUFFER AVAILABLE STATUS (PBAS)**  
 1 = One or Two Page Buffers Available  
 0 = No Page Buffer Available

The device contains two Page Buffers.

**GSR.1 = PAGE BUFFER STATUS (PBS)**  
 1 = Selected Page Buffer Ready  
 0 = Selected Page Buffer Busy

Selected Page Buffer is currently busy with WSM operation.

**GSR.0 = PAGE BUFFER SELECT STATUS (PBSS)**  
 1 = Page Buffer 1 Selected  
 0 = Page Buffer 0 Selected

**NOTE:**

1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

## 4.7 Block Status Register

BS	BLS	BOS	BOAS	QS	VPPS	R	R
7	6	5	4	3	2	1	0

<p><b>BSR.7 = BLOCK STATUS (BS)</b>                  1 = Ready                  0 = Busy</p> <p><b>BSR.6 = BLOCK-LOCK STATUS (BLS)</b>                  1 = Block Unlocked for Write/Erase                  0 = Block Locked for Write/Erase</p> <p><b>BSR.5 = BLOCK OPERATION STATUS (BOS)</b>                  1 = Operation Unsuccessful                  0 = Operation Successful or                  Currently Running</p> <p><b>BSR.4 = BLOCK OPERATION ABORT STATUS (BOAS)</b>                  1 = Operation Aborted                  0 = Operation Not Aborted</p> <p><b>MATRIX 5/4</b>                  00 = Operation Successful or                  Currently Running                  01 = Not a valid Combination                  10 = Operation Unsuccessful                  11 = Operation Aborted</p> <p><b>BSR.3 = QUEUE STATUS (QS)</b>                  1 = Queue Full                  0 = Queue Available</p> <p><b>BSR.2 = V<sub>pp</sub> STATUS (VPPS)</b>                  1 = V<sub>pp</sub> Low Detect, Operation Abort                  0 = V<sub>pp</sub> OK</p>	<p style="text-align: center;"><b>NOTES:</b></p> <p>[1] RY/BY# output or BS bit must be checked to determine completion of an operation (Block Lock, Suspend, Erase or Data Write) before the appropriate Status bits (BOS, BLS) is checked for success.</p> <p>The BOAS bit will not be set until BSR.7 = 1.</p> <p>Operation halted via Abort command.</p>
---	--

**NOTES:**  
 BSR.1-0 = RESERVED FOR FUTURE ENHANCEMENTS  
 These bits are reserved for future use; mask them out when polling the BSRs.  
 1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block. GSR.7 provides indication when all queued operations are completed.

## 5.0 ELECTRICAL SPECIFICATIONS

### 5.1 Absolute Maximum Ratings\*

Temperature Under Bias ..... - 40°C to + 85°C  
 Storage Temperature ..... - 65°C to + 125°C

*\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

#### $V_{CC} = 3.3V \pm 0.3V$ Systems<sup>(4)</sup>

Symbol	Parameter	Notes	Min.	Max.	Units	Test Conditions
T <sub>A</sub>	Operating Temperature	1	-40	85	°C	Ambient Temperature
V <sub>CC</sub>	V <sub>CC</sub> with Respect to GND	2	-0.2	7.0	V	
V <sub>PP</sub>	V <sub>PP</sub> Supply Voltage with Respect to GND	2	-0.2	7.0	V	
V	Voltage on any Pin (except V <sub>CC</sub> , V <sub>PP</sub> ) with Respect to GND	2	-0.5	V <sub>CC</sub> + 0.5	V	
I	Current into any Non-Supply Pin			± 30	mA	
I <sub>OUT</sub>	Output Short Circuit Current	3		100	mA	

#### $V_{CC} = 5.0V \pm 0.5V$ Systems<sup>(4)</sup>

Symbol	Parameter	Notes	Min.	Max.	Units	Test Conditions
T <sub>A</sub>	Operating Temperature	1	-40	85	°C	Ambient Temperature
V <sub>CC</sub>	V <sub>CC</sub> with Respect to GND	2	-0.2	7.0	V	
V <sub>PP</sub>	V <sub>PP</sub> Supply Voltage with Respect to GND	2	-0.2	7.0	V	
V	Voltage on any Pin (except V <sub>CC</sub> , V <sub>PP</sub> ) with Respect to GND	2	-0.5	7.0	V	
I	Current into any Non-Supply Pin			± 30	mA	
I <sub>OUT</sub>	Output Short Circuit Current	3		100	mA	

**NOTES:**

1. Operating temperature is for commercial product defined by this specification.
2. Minimum DC voltage is - 0.5V on input/output pins. During transitions, this level may undershoot to - 2.0V for periods < 20 ns. Maximum DC voltage on input/output pins is V<sub>CC</sub> + 0.5V which, during transitions, may overshoot to V<sub>CC</sub> + 2.0V for periods < 20 ns.
3. Output shorted for no more than one second. No more than one output shorted at a time.
4. AC specifications are valid at both voltage ranges. See DC Characteristics tables for voltage range-specific specifications.



## 5.2 Capacitance

For a 3.3V System:

Symbol	Parameter	Note	Typ.	Max.	Units	Test Conditions
C <sub>IN</sub>	Capacitance Looking into an Address/Control Pin	1,2	12	16	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
C <sub>OUT</sub>	Capacitance Looking into an Output Pin	1	16	24	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
C <sub>LOAD</sub>	Load Capacitance Driven by Outputs for Timing Specifications	1		50	pF	For V <sub>CC</sub> = 3.3V ± 0.3V
	Equivalent Testing Load Circuit			2.5	ns	50Ω transmission line delay

For a 5.0V System:

Symbol	Parameter	Note	Typ.	Max.	Units	Test Conditions
C <sub>IN</sub>	Capacitance Looking into an Address/Control Pin	1,2	12	16	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
C <sub>OUT</sub>	Capacitance Looking into an Output Pin	1	16	24	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz
C <sub>LOAD</sub>	Load Capacitance Driven by Outputs for Timing Specifications	1		100	pF	For V <sub>CC</sub> = 5.0V ± 0.5V
				30	pF	For V <sub>CC</sub> = 5.0V ± 0.25V
	Equivalent Testing Load Circuit			2.5	ns	25Ω transmission line delay
				2.5	ns	83Ω transmission line delay

**NOTE:**

1. Sampled, not 100% tested.
2. BE<sub>IL</sub>#, BE<sub>IN</sub># capacitance is half of above.

## 5.3 Timing Nomenclature


All 3.3V system timings are measured from where signals cross 1.5V.

For 5.0V systems use the standard JEDEC cross point definitions.

Each timing parameter consists of 5 characters. Some common examples are defined below:


- $t_{CE}$   $t_{ELOV}$  time(t) from BE# (E) going low (L) to the outputs (Q) becoming valid (V)
- $t_{OE}$   $t_{OLOV}$  time(t) from OE# (G) going low (L) to the outputs (Q) becoming valid (V)
- $t_{ACC}$   $t_{AVQV}$  time(t) from address (A) valid (V) to the outputs (Q) becoming valid (V)
- $t_{AS}$   $t_{AVWH}$  time(t) from address (A) valid (V) to WE# (W) going high (H)
- $t_{DH}$   $t_{WHDx}$  time(t) from WE# (W) going high (H) to when the data (D) can become undefined (X)

	Pin Characters		Pin States
A	Address Inputs	H	High
D	Data Inputs	L	Low
Q	Data Outputs	V	Valid
E	BE# (Bank Enable)	X	Driven, but not necessarily valid
G	OE# (Output Enable)	Z	High Impedance
W	WE# (Write Enable)		
P	RP# (Deep Power-Down Pin)		
R	RY/BY# (Ready/Busy#)		
V	Any Voltage Level		
Y	3/5# Pin		
5V	V <sub>CC</sub> at 4.5V Minimum		
3V	V <sub>CC</sub> at 3.0V Minimum		




AC test inputs are driven at 3.0V for a Logic "1" and 0.0V for a Logic "0." Input timing begins, and output timing ends, at 1.5V. Input rise and fall times (10% to 90%) < 10 ns.

Figure 5. Transient Input/Output Reference Waveform ( $V_{cc} = 5.0V$ )




AC test inputs are driven at 3.0V for a Logic "1" and 0.0V for a Logic "0." Input timing begins, and output timing ends, at 1.5V. Input rise and fall times (10% to 90%) < 10 ns.


Figure 6. Transient Input/Output Reference Waveform ( $V_{cc} = 3.3V$ )



**Figure 7. Transient Equivalent Testing Load Circuit ( $V_{cc} = 3.3V$ )**



**Figure 8. Transient Equivalent Testing Load Circuit ( $V_{cc} = 5.0V$ )**



**Figure 9. High Speed Transient Equivalent Testing Load Circuit ( $V_{cc} = 5.0V \pm 5%$ )**

## 5.4 DC Characteristics

 $V_{CC} = 3.3V \pm 0.3V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ 

3/5# = Pin Set High for 3.3V Operations

Symbol	Parameter	Notes	Min.	Typ.	Max.	Units	Test Conditions
I <sub>IL</sub>	Input Load Current	1			± 2	μA	V <sub>CC</sub> = V <sub>CC</sub> Max, V <sub>IN</sub> = V <sub>CC</sub> or GND
I <sub>LO</sub>	Output Leakage Current	1			± 20	μA	V <sub>CC</sub> = V <sub>CC</sub> Max, V <sub>IN</sub> = V <sub>CC</sub> or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1,4,5			30	μA	V <sub>CC</sub> = V <sub>CC</sub> Max, BE <sub>0</sub> #, BE <sub>1(L or H)</sub> #, RP# = V <sub>CC</sub> ± 0.2V BYTE#, WP#, 3/5# = V <sub>CC</sub> ± 0.2V or GND ± 0.2V
			1	4	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, BE <sub>0</sub> #, BE <sub>1(L or H)</sub> #, RP# = V <sub>IH</sub> BYTE#, WP#, 3/5# = V <sub>IH</sub> or V <sub>IL</sub>	
I <sub>CCD</sub>	V <sub>CC</sub> Deep Power-Down Current	1			16	μA	RP# = GND ± 0.2V
I <sub>CCR1</sub>	V <sub>CC</sub> Read Current	1,3,4,5		30	35	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CMOS: BE <sub>0</sub> #, BE <sub>1(L or H)</sub> # = GND ± 0.2V BYTE# = GND ± 0.2V or V <sub>CC</sub> ± 0.2V Inputs = GND ± 0.2V or V <sub>CC</sub> ± 0.2V, TTL: BE <sub>0</sub> #, BE <sub>1(L or H)</sub> # = V <sub>IL</sub> , BYTE# = V <sub>IL</sub> or V <sub>IH</sub> Inputs = V <sub>IL</sub> or V <sub>IH</sub> , f = 8 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CCR2</sub>	V <sub>CC</sub> Read Current	1,3,4,5		15	20	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CMOS: BE <sub>0</sub> #, BE <sub>1(L or H)</sub> # = GND ± 0.2V BYTE# = V <sub>CC</sub> ± 0.2V or GND ± 0.2V Inputs = GND ± 0.2V or V <sub>CC</sub> ± 0.2V, TTL: BE <sub>0</sub> #, BE <sub>1(L or H)</sub> # = V <sub>IL</sub> BYTE# = V <sub>IH</sub> or V <sub>IL</sub> Inputs = V <sub>IL</sub> or V <sub>IH</sub> , f = 4 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CCW</sub>	V <sub>CC</sub> Write Current	1,5		8	12	mA	Word/Byte Write in Progress
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase Current	1,5		6	12	mA	Block Erase in Progress
I <sub>CCES</sub>	V <sub>CC</sub> Erase Suspend Current	1,2,5		3	6	mA	BE <sub>0</sub> #, BE <sub>1(L or H)</sub> # = V <sub>IH</sub> Block Erase Suspended
I <sub>PPS</sub>	V <sub>PP</sub> Standby Current	1,5		± 1	± 15	μA	V <sub>PP</sub> ≤ V <sub>CC</sub>
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power-Down Current	1		0.4	10	μA	RP# = GND ± 0.2V

## DC Characteristics (Continued)

 $V_{CC} = 3.3V \pm 0.3V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ 

3/5# = Pin Set High for 3.3V Operations

Symbol	Parameter	Notes	Min.	Typ.	Max.	Units	Test Conditions
I <sub>PPR</sub>	V <sub>PP</sub> Read Current	1,5			200	μA	V <sub>PP</sub> > V <sub>CC</sub>
I <sub>PPW</sub>	V <sub>PP</sub> Write Current	1,5		40	60	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Word/Byte Write in Progress
I <sub>PPE</sub>	V <sub>PP</sub> Erase Current	1,5		20	40	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase in Progress
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current	1,5			200	μA	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase Suspended
V <sub>IL</sub>	Input Low Voltage		-0.3		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 0.3	V	
V <sub>OL</sub>	Output Low Voltage				0.4	V	V <sub>CC</sub> = V <sub>CC</sub> Min and I <sub>OL</sub> = 4 mA
V <sub>OH1</sub>	Output High Voltage		2.4			V	I <sub>OH</sub> = -2.0 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH2</sub>			V <sub>CC</sub> - 0.2			V	I <sub>OH</sub> = -100 μA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>PPPL</sub>	V <sub>PP</sub> during Normal Operations		0.0		0.2	V	
			V <sub>CC</sub> - 0.2		5.5	V	
V <sub>PPH</sub>	V <sub>PP</sub> during Write/Erase Operations		4.5	5.0	5.5	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.0			V	

## NOTES:

- All currents are in RMS unless otherwise noted. Typical values at  $V_{CC} = 3.3V$ ,  $V_{PP} = 5.0V$ ,  $T = 25^\circ C$ . These currents are valid for all product versions (package and speeds).
- I<sub>CCES</sub> is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub>.
- Automatic Power Saving (APS) reduces I<sub>CCR</sub> to less than 1mA in static operation.
- CMOS Inputs are either  $V_{CC} \pm 0.2V$  or  $GND \pm 0.2V$ . TTL Inputs are either V<sub>IL</sub> or V<sub>IH</sub>.
- These are for each bank current in this mode, total device current is bank0 current and bank1 current. For example when the bank0 is in erase and bank1 is in program, total I<sub>PP</sub> = I<sub>PPE</sub> + I<sub>PPW</sub> = 40mA + 60mA = 100mA.

## 5.5 DC Characteristics

 $V_{CC} = 5.0V \pm 0.5V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ 

3/5# Pin Set Low for 5V Operations

Symbol	Parameter	Notes	Min.	Typ.	Max.	Units	Test Conditions
$I_{IL}$	Input Load Current	1			$\pm 2$	$\mu A$	$V_{CC} = V_{CC} \text{ Max}$ , $V_{IN} = V_{CC}$ or GND
$I_{LO}$	Output Leakage Current	1			$\pm 20$	$\mu A$	$V_{CC} = V_{CC} \text{ Max}$ , $V_{IN} = V_{CC}$ or GND
$I_{CCS}$	$V_{CC}$ Standby Current	1,4,5			40	$\mu A$	$V_{CC} = V_{CC} \text{ Max}$ , BE <sub>0</sub> #, BE <sub>1(L or H)</sub> #, RP# = $V_{CC} \pm 0.2V$ BYTE#, WP#, 3/5# = $V_{CC} \pm 0.2V$ or GND $\pm 0.2V$
				2	4	mA	$V_{CC} = V_{CC} \text{ Max}$ , BE <sub>0</sub> #, BE <sub>1(L or H)</sub> #, RP# = $V_{IH}$ BYTE#, WP#, 3/5# = $V_{IH}$ or $V_{IL}$
$I_{CCD}$	$V_{CC}$ Deep Power-Down Current	1			16	$\mu A$	RP# = GND $\pm 0.2V$
$I_{CCR1}$	$V_{CC}$ Read Current	1,3,4,5		50	60	mA	$V_{CC} = V_{CC} \text{ Max}$ , CMOS: BE <sub>0</sub> #, BE <sub>1(L or H)</sub> # = GND $\pm 0.2V$ BYTE# = GND $\pm 0.2V$ or $V_{CC} \pm 0.2V$ Inputs = GND $\pm 0.2V$ or $V_{CC} \pm 0.2V$ , TTL: BE <sub>0</sub> #, BE <sub>1(L or H)</sub> # = $V_{IL}$ , BYTE# = $V_{IL}$ or $V_{IH}$ Inputs = $V_{IL}$ or $V_{IH}$ , $f = 10 \text{ MHz}$ , $I_{OUT} = 0 \text{ mA}$
$I_{CCR2}$	$V_{CC}$ Read Current	1,3,4,5		30	35	mA	$V_{CC} = V_{CC} \text{ Max}$ , CMOS: BE <sub>0</sub> #, BE <sub>1(L or H)</sub> # = GND $\pm 0.2V$ BYTE# = $V_{CC} \pm 0.2V$ or GND $\pm 0.2V$ Inputs = GND $\pm 0.2V$ or $V_{CC} \pm 0.2V$ , TTL: BE <sub>0</sub> #, BE <sub>1(L or H)</sub> # = $V_{IL}$ BYTE# = $V_{IH}$ or $V_{IL}$ Inputs = $V_{IL}$ or $V_{IH}$ , $f = 5 \text{ MHz}$ , $I_{OUT} = 0 \text{ mA}$
$I_{CCW}$	$V_{CC}$ Write Current	1,5		25	35	mA	Word/Byte Write in Progress
$I_{CCE}$	$V_{CC}$ Block Erase Current	1,5		18	25	mA	Block Erase in Progress
$I_{CCES}$	$V_{CC}$ Erase Suspend Current	1,2,5		5	10	mA	BE <sub>0</sub> #, BE <sub>1(L or H)</sub> # = $V_{IH}$ Block Erase Suspended
$I_{PPS}$	$V_{PP}$ Standby Current	1,5			$\pm 15$	$\mu A$	$V_{PP} \leq V_{CC}$
$I_{PPD}$	$V_{PP}$ Deep Power-Down Current	1		0.4	10	$\mu A$	RP# = GND $\pm 0.2V$

## DC Characteristics (Continued)

 $V_{CC} = 5.0V \pm 0.5V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ 

3/5# Pin Set Low for 5V Operations

Symbol	Parameter	Notes	Min.	Typ.	Max.	Units	Test Conditions
I <sub>PPR</sub>	V <sub>PP</sub> Read Current	1,5		65	200	μA	V <sub>PP</sub> > V <sub>CC</sub>
I <sub>PPW</sub>	V <sub>PP</sub> Write Current	1,5		40	60	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Word/Byte Write in Progress
I <sub>PPE</sub>	V <sub>PP</sub> Erase Current	1,5		20	40	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase in Progress
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current	1,5		65	200	μA	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase Suspended
V <sub>IL</sub>	Input Low Voltage		-0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	V <sub>CC</sub> = V <sub>CC</sub> Min and I <sub>OL</sub> = 5.8 mA
V <sub>OH1</sub>	Output High Voltage		0.85 V <sub>CC</sub>			V	I <sub>OH</sub> = -2.5 mA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>OH2</sub>			V <sub>CC</sub> - 0.4			V	I <sub>OH</sub> = -100 μA V <sub>CC</sub> = V <sub>CC</sub> Min
V <sub>PPL</sub>	V <sub>PP</sub> during Normal Operations		0.0		5.5	V	
V <sub>PPH</sub>	V <sub>PP</sub> during Write/ Erase Operations		4.5	5.0	5.5	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.0			V	

## NOTES:

- All currents are in RMS unless otherwise noted. Typical values at  $V_{CC} = 5.0V$ ,  $V_{PP} = 5.0V$ ,  $T = 25^{\circ}C$ . These currents are valid for all product versions (package and speeds).
- I<sub>CCES</sub> is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub>.
- Automatic Power Saving (APS) reduces I<sub>CCR</sub> to less than 2mA in Static operation.
- CMOS Inputs are either  $V_{CC} \pm 0.2V$  or  $GND \pm 0.2V$ . TTL Inputs are either V<sub>IL</sub> or V<sub>IH</sub>.
- These are for each bank current in this mode, total device current is bank0 current and bank1 current. For example when the bank0 is in erase and bank1 is in program, total I<sub>PP</sub> = I<sub>PPE</sub> + I<sub>PPW</sub> = 40mA + 60mA = 100mA.



5.6 AC Characteristics - Read Only Operations<sup>(1)</sup> $V_{CC} = 3.3V \pm 0.3V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ 

Symbol	Parameter	Notes	Min.	Max.	Units
t <sub>AVAV</sub>	Read Cycle Time		120		ns
t <sub>AVEL</sub>	Address Setup to BE# Going Low	3,4	10		ns
t <sub>AVGL</sub>	Address Setup to OE# Going Low	3,4	0		ns
t <sub>AVQV</sub>	Address to Output Delay			120	ns
t <sub>ELQV</sub>	BE# to Output Delay	2		120	ns
t <sub>PHQV</sub>	RP# High to Output Delay			620	ns
t <sub>GLQV</sub>	OE# to Output Delay	2		45	ns
t <sub>ELQX</sub>	BE# to Output in Low Z	3	0		ns
t <sub>EHQZ</sub>	BE# to Output in High Z	3		50	ns
t <sub>GLQX</sub>	OE# to Output in Low Z	3	0		ns
t <sub>GHQZ</sub>	OE# to Output in High Z	3		30	ns
t <sub>OH</sub>	Output Hold from Address, BE# or OE# Change, Whichever Occurs First	3	0		ns
t <sub>FLOV</sub> t <sub>FHQV</sub>	BYTE# to Output Delay	3		120	ns
t <sub>FLOZ</sub>	BYTE# Low to Output in High Z	3		30	ns
t <sub>ELFL</sub> t <sub>ELFH</sub>	BE# Low to BYTE# High or Low	3		5	ns

AC Characteristics - Read Only Operations<sup>(1)</sup> (Continued)T<sub>A</sub> = -40°C to +85°C

Symbol	Parameter	Notes	Vcc = 5.0V ± 0.25V		Vcc = 5.0V ± 0.5V		Units
			Min.	Max.	Min.	Max.	
t <sub>AVAV</sub>	Read Cycle Time		70		80		ns
t <sub>AVEL</sub>	Address Setup to BE# Going Low	3,4	10		10		ns
t <sub>AVGL</sub>	Address Setup to OE# Going Low	3,4	0		0		ns
t <sub>AVQV</sub>	Address to Output Delay			70		80	ns
t <sub>ELQV</sub>	BE# to Output Delay	2		70		80	ns
t <sub>PHQV</sub>	RP# High to Output Delay			400		480	ns
t <sub>GLQV</sub>	OE# to Output Delay	2		30		35	ns
t <sub>ELQX</sub>	BE# to Output in Low Z	3	0		0		ns
t <sub>EHQZ</sub>	BE# to Output in High Z	3		25		30	ns
t <sub>GLQX</sub>	OE# to Output in Low Z	3	0		0		ns
t <sub>GHQZ</sub>	OE# to Output in High Z	3		25		30	ns
t <sub>OH</sub>	Output Hold from Address, BE# or OE# Change, Whichever Occurs First	3	0		0		ns
t <sub>FLOV</sub> t <sub>FHQV</sub>	BYTE# to Output Delay	3		70		80	ns
t <sub>FLOZ</sub>	BYTE# Low to Output in High Z	3		25		30	ns
t <sub>ELFL</sub> t <sub>ELFH</sub>	BE# Low to BYTE# High or Low	3		5		5	ns

## NOTES:

1. See AC Input/Output Reference Waveforms for timing measurements, Figures 5 and 6.
2. OE# may be delayed up to t<sub>ELQV</sub> - t<sub>GLQV</sub> after the falling edge of BE# without impact on t<sub>ELQV</sub>.
3. Sampled, not 100% tested.
4. This timing parameter is used to latch the correct BSR data onto the outputs.





Figure 10. Read Timing Waveforms



**NOTE:**

1.  $BE_x\#$  is defined as the letter of  $BE_0\#$  or  $BE_{1L}\#$  ( $BE_{1H}\#$ ) going Low or the first of  $BE_0\#$  or  $BE_{1L}\#$  ( $BE_{1H}\#$ ) going High.

Figure 11. BYTE# Timing Waveforms

## 5.7 Power-Up and Reset Timings




Figure 12.  $V_{cc}$  Power-Up and RP# Reset Waveforms

Symbol	Parameter	Note	Min.	Max.	Unit
$t_{PLYL}$ $t_{PLYH}$	RP# Low to 3/S# Low (High)		0		$\mu s$
$t_{YLPH}$ $t_{YHPH}$	3/S# Low (High) to RP# High	1	2		$\mu s$
$t_{PL5V}$ $t_{PL3V}$	RP# Low to $V_{CC}$ at 4.5V Minimum (to $V_{CC}$ at 3.0V min or 3.6V max)	2	0		$\mu s$
$t_{PLPH}$	RP# Low Hold Time		100		ns
$t_{PLPH2}$	RP# Going High Time			10	$\mu s$
$t_{5VPH}$	$V_{CC}$ at 4.5V to RP# High	3	100		ns
$t_{3VPH}$	$V_{CC}$ at 3.0V to RP# High	3	100		ns
$t_{AVQV}$	Address Valid to Data Valid for $V_{CC} = 5V \pm 10\%$	4		80	ns
$t_{PHQV}$	RP# High to Data Valid for $V_{CC} = 5V \pm 10\%$	4		480	ns

**NOTES:**

- Minimum of 2  $\mu s$  is required to meet the specified  $t_{PHQV}$  times.
- The power supply may start to switch concurrently with RP# going Low.
- When the device power up, holding RP# low minimum 100ns is required after  $V_{cc}$  has been in predefined range and also has been in stable there.
- The address access time and RP# high to data valid time are shown for 5V  $V_{cc}$  operation. Refer to the AC Characteristics Read Only Operations 3.3V  $V_{cc}$  operation and all other speed options.

### 5.8 AC Characteristics for WE# - Controlled Command Write Operations<sup>(1)</sup>

$V_{CC} = 3.3V \pm 0.3V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$

Symbol	Parameter	Notes	Min.	Typ.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		120			ns
t <sub>VPWH</sub>	V <sub>PP</sub> Setup to WE# Going High	3	100			ns
t <sub>PHEL</sub>	RP# Setup to BE# Going Low		480			ns
t <sub>ELWL</sub>	BE# Setup to WE# Going Low		10			ns
t <sub>AVWH</sub>	Address Setup to WE# Going High	2,6	75			ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	2,6	75			ns
t <sub>WLWH</sub>	WE# Pulse Width		75			ns
t <sub>WHDX</sub>	Data Hold from WE# High	2	10			ns
t <sub>WHAX</sub>	Address Hold from WE# High	2	10			ns
t <sub>WHEH</sub>	BE# Hold from WE# High		10			ns
t <sub>WHWL</sub>	WE# Pulse Width High		45			ns
t <sub>GHWL</sub>	Read Recovery before Write		0			ns
t <sub>WHRL</sub>	WE# High to RY/BY# Going Low				100	ns
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			ns
t <sub>PHWL</sub>	RP# High Recovery to WE# Going Low		1			μs
t <sub>WHGL</sub>	Write Recovery before Read		95			ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			μs
t <sub>WHQV1</sub>	Duration of Word/Byte Write Operation	4,5	5	12		μs
t <sub>WHQV2</sub>	Duration of Block Erase Operation	4	0.3			s

AC Characteristics for WE# - Controlled Command Write Operations<sup>(1)</sup> (Continued)T<sub>A</sub> = -40°C to +85°C

Symbol	Parameter	Notes	V <sub>CC</sub> = 5.0V ± 0.25V			V <sub>CC</sub> = 5.0V ± 0.5V			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
t <sub>AVAV</sub>	Write Cycle Time		70			80			ns
t <sub>VPWH</sub>	V <sub>PP</sub> Setup to WE# Going High	3	100			100			ns
t <sub>PHEL</sub>	RP# Setup to BE# Going Low		480			480			ns
t <sub>ELWL</sub>	BE# Setup to WE# Going Low		0			0			ns
t <sub>AVWH</sub>	Address Setup to WE# Going High	2,6	50			50			ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	2,6	50			50			ns
t <sub>WLWH</sub>	WE# Pulse Width		40			50			ns
t <sub>WHDX</sub>	Data Hold from WE# High	2	0			0			ns
t <sub>WHAX</sub>	Address Hold from WE# High	2	10			10			ns
t <sub>WHEH</sub>	BE# Hold from WE# High		10			10			ns
t <sub>WHWL</sub>	WE# Pulse Width High		30			30			ns
t <sub>GHWL</sub>	Read Recovery before Write		0			0			ns
t <sub>WHRL</sub>	WE# High to RY/BY# Going Low				100			100	ns
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
t <sub>PHWL</sub>	RP# High Recovery to WE# Going Low		1			1			μs
t <sub>WHGL</sub>	Write Recovery before Read		60			65			ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
t <sub>WHQV1</sub>	Duration of Word/Byte Write Operation	4,5	4.5	8		4.5	8		μs
t <sub>WHQV2</sub>	Duration of Block Erase Operation	4	0.3			0.3			s

## NOTES:

BE# is defined as the latter of BE<sub>0</sub># or BE<sub>1L</sub># (BE<sub>1H</sub>#) going Low or the first of BE<sub>0</sub># or BE<sub>1L</sub># (BE<sub>1H</sub>#) going High.

1. Read timing during write and erase are the same as for normal read.
2. Refer to command definition tables for valid address and data values.
3. Sampled, but not 100% tested.
4. Write/Erase durations are measured to valid Status Register (CSR) Data.
5. Word/Byte write operations are typically performed with 1 Programming Pulse.
6. Address and Data are latched on the rising edge of WE# for all Command Write operations.





5.9 AC Characteristics for BE# - Controlled Command Write Operations<sup>(1)</sup>
 $V_{CC} = 3.3V \pm 0.3V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ 

Symbol	Parameter	Notes	Min.	Typ.	Max.	Unit
tAVAV	Write Cycle Time		120			ns
tPHWL	RP# Setup to WE# Going Low	3	480			ns
tVPEH	V <sub>PP</sub> Setup to BE# Going High	3	100			ns
tWLEL	WE# Setup to BE# Going Low		0			ns
tAVEH	Address Setup to BE# Going High	2,6	75			ns
tDVEH	Data Setup to BE# Going High	2,6	75			ns
tELEH	BE# Pulse Width		75			ns
tEHDX	Data Hold from BE# High	2	10			ns
tEHAX	Address Hold from BE# High	2	10			ns
tEHWL	WE# Hold from BE# High		10			ns
tEHEL	BE# Pulse Width High		45			ns
tGHLE	Read Recovery before Write		0			ns
tEHRLE	BE# High to RY/BY# Going Low		0		100	ns
tRHPL	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			ns
tPHLE	RP# High Recovery to BE# Going Low		1			μs
tEGL	Write Recovery before Read		95			ns
tQVLE	V <sub>PP</sub> Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			μs
tEHQV1	Duration of Word/Byte Write Operation	4,5	5	12		μs
tEHQV2	Duration of Block Erase Operation	4	0.3			s

AC Characteristics for BE# - Controlled Command Write Operations<sup>(1)</sup> (Continued)T<sub>A</sub> = -40°C to +85°C

Symbol	Parameter	Notes	V <sub>CC</sub> = 5.0V ± 0.25V			V <sub>CC</sub> = 5.0V ± 0.5V			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
t <sub>AVAV</sub>	Write Cycle Time		70			80			ns
t <sub>PHWL</sub>	RP# Setup to WE# Going Low		480			480			ns
t <sub>VPEH</sub>	V <sub>PP</sub> Setup to BE# Going High	3	100			100			ns
t <sub>WLEL</sub>	WE# Setup to BE# Going Low		0			0			ns
t <sub>AVEH</sub>	Address Setup to BE# Going High	2,6	50			50			ns
t <sub>DVEH</sub>	Data Setup to BE# Going High	2,6	50			50			ns
t <sub>ELEH</sub>	BE# Pulse Width		40			50			ns
t <sub>EHDX</sub>	Data Hold from BE# High	2	0			0			ns
t <sub>EHAX</sub>	Address Hold from BE# High	2	10			10			ns
t <sub>EHWH</sub>	WE# Hold from BE# High		10			10			ns
t <sub>EHEL</sub>	BE# Pulse Width High		30			30			ns
t <sub>GHEL</sub>	Read Recovery before Write		0			0			ns
t <sub>EHRL</sub>	BE# High to RY/BY# Going Low				100			100	ns
t <sub>RHPL</sub>	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
t <sub>PHEL</sub>	RP# High Recovery to BE# Going Low		1			1			μs
t <sub>EHGL</sub>	Write Recovery before Read		60			65			ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
t <sub>EHQV1</sub>	Duration of Word/Byte Write Operation	4,5	4.5	8		4.5	8		μs
t <sub>EHQV2</sub>	Duration of Block Erase Operation	4	0.3			0.3			s

## NOTES:

BE# is defined as the latter of BE<sub>0</sub># or BE<sub>11</sub># (BE<sub>11</sub>#) going Low or the first of BE<sub>0</sub># or BE<sub>11</sub># (BE<sub>11</sub>#) going High.

1. Read timing during write and erase are the same as for normal read.
2. Refer to command definition tables for valid address and data values.
3. Sampled, but not 100% tested.
4. Write/Erase durations are measured to valid Status Register (CSR) Data.
5. Word/Byte write operations are typically performed with 1 Programming Pulse.
6. Address and Data are latched on the rising edge of BE# for all Command Write Operations.




Figure 14. Alternate AC Waveforms for Command Write Operations

## 5.10 AC Characteristics for Page Buffer Write Operations<sup>(1)</sup>

$V_{CC} = 3.3V \pm 0.3V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$

Symbol	Parameter	Notes	Min	Typ	Max	Unit
t <sub>AVAV</sub>	Write Cycle Time		120			ns
t <sub>ELWL</sub>	BE# Setup to WE# Going Low		10			ns
t <sub>AVWL</sub>	Address Setup to WE# Going Low	3	0			ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	2	75			ns
t <sub>WLWH</sub>	WE# Pulse Width		75			ns
t <sub>WHDX</sub>	Data Hold from WE# High	2	10			ns
t <sub>WHAX</sub>	Address Hold from WE# High	2	10			ns
t <sub>WHEH</sub>	BE# Hold from WE# High		10			ns
t <sub>WHWL</sub>	WE# Pulse Width High		45			ns
t <sub>GHWL</sub>	Read Recovery before Write		0			ns
t <sub>WHGL</sub>	Write Recovery before Read		95			ns

$T_A = -40^\circ C$  to  $+85^\circ C$

Symbol	Parameter	Notes	V <sub>CC</sub> = 5.0V ± 0.25V			V <sub>CC</sub> = 5.0V ± 0.5V			Unit
			Min	Typ	Max	Min	Typ	Max	
t <sub>AVAV</sub>	Write Cycle Time		70			80			ns
t <sub>ELWL</sub>	BE# Setup to WE# Going Low		0			0			ns
t <sub>AVWL</sub>	Address Setup to WE# Going Low	3	0			0			ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	2	50			50			ns
t <sub>WLWH</sub>	WE# Pulse Width		40			50			ns
t <sub>WHDX</sub>	Data Hold from WE# High	2	0			0			ns
t <sub>WHAX</sub>	Address Hold from WE# High	2	10			10			ns
t <sub>WHEH</sub>	BE# Hold from WE# High		10			10			ns
t <sub>WHWL</sub>	WE# Pulse Width High		30			30			ns
t <sub>GHWL</sub>	Read Recovery before Write		0			0			ns
t <sub>WHGL</sub>	Write Recovery before Read		60			65			ns

**NOTES:**

BE# is defined as the latter of BE<sub>0</sub># or BE<sub>1L</sub># (BE<sub>1H</sub>#) going Low or the first of BE<sub>0</sub># or BE<sub>1L</sub># (BE<sub>1H</sub>#) going High.

1. These are WE#-controlled write timings, equivalent BE#-controlled write timings apply.
2. Sampled, but not 100% tested.
3. Address must be valid during the entire WE# Low pulse.




Figure 15. Page Buffer Write Timing Waveforms

### 5.11 Erase and Word/Byte Write Performance

$V_{CC} = 3.3V \pm 0.3V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$

Symbol	Parameter	Notes	Min.	Typ. <sup>(1)</sup>	Max.	Units	Test Conditions
t <sub>WHRH1</sub>	Word/Byte Write Time	2		12		μs	
t <sub>WHRH2</sub>	Block Write Time	2		0.8	2.6	s	Byte Write Mode
t <sub>WHRH3</sub>	Block Write Time	2		0.4	1.2	s	Word Write Mode
	Block Erase Time	2		0.9	12	s	
	Bank Erase Time	2		28.8		s	

$V_{CC} = 5.0V \pm 0.5V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$

Symbol	Parameter	Notes	Min.	Typ. <sup>(1)</sup>	Max.	Units	Test Conditions
t <sub>WHRH1</sub>	Word/Byte Write Time	2		8		μs	
t <sub>WHRH2</sub>	Block Write Time	2		0.54	2.6	s	Byte Write Mode
t <sub>WHRH3</sub>	Block Write Time	2		0.27	1.2	s	Word Write Mode
	Block Erase Time	2		0.7	12	s	
	Bank Erase Time	2		22.4		s	

#### NOTES:

1. 25°C,  $V_{PP} = 5.0V$ .
2. Excludes System-Level Overhead.



3-2. Outline dimension of tray  
Refer to attached drawing

4. Storage and Opening of Dry Packing

4-1. Store under conditions shown below before opening the dry packing

- (1) Temperature range : 5~40°C
- (2) Humidity : 80% RH or less

4-2. Notes on opening the dry packing

- (1) Before opening the dry packing, prepare a working table which is grounded against ESD and use a grounding strap.
- (2) The tray has been treated to be conductive or anti-static. If the device is transferred to another tray, use a equivalent tray.

4-3. Storage after opening the dry packing

Perform the following to prevent absorption of moisture after opening.

- (1) After opening the dry packing, store the ICs in an environment with a temperature of 5~25°C and a relative humidity of 60% or less and mount ICs within 72 hours after opening dry packing.

4-4. Baking (drying) before mounting

- (1) Baking is necessary
  - (A) If the humidity indicator in the desiccant becomes pink
  - (B) If the procedure in section 4-3 could not be performed
- (2) Recommended baking conditions  
If the above conditions (A) and (B) are applicable, bake it before mounting. The recommended conditions are 16~24 hours at 120°C.  
Heat resistance tray is used for shipping tray.

5. Surface Mount Conditions

Please perform the following conditions when mounting ICs not to deteriorate IC quality.




5-1. Soldering conditions(The following conditions are valid only for one time soldering.)

Mounting Method	Temperature and Duration	Measurement Point
Reflow soldering (air)	Peak temperature of 230°C or less, duration of less than 15 seconds. 200°C or over,duration of less than 40 seconds. Temperature increase rate of 1~4°C/second.	IC package surface
Manual soldering (soldering iron)	260°C or less, duration of less than 10 seconds.	IC outer lead surface


5-2. Conditions for removal of residual flux

- (1) Ultrasonic washing power : 25 Watts/liter or less
- (2) Washing time : Total 1 minute maximum
- (3) Solvent temperature : 15~40°C





名称 NAME	リード仕上 LEAD FINISH	TIN-LEAD PLATING	備考 NOTE
TSOP56-P-1420			プラスチックパッケージ外形寸法は、バリを含まないものとする。 Plastic body dimensions do not include burr of resin.
DRAWING NO.	単位 UNIT	mm	
AA1115			8180798 0021207 220



名称 NAME	TSOP56-1420TCS-RH		備考 NOTE
DRAWING NO.	CV734	単位 UNIT	mm

8180798 0021208 167