

N-Channel Enhancement Mode Power MOSFET

MTN2N60FP

 $BV_{DSS} : 650V @ T_j=150^{\circ}C$ **$R_{DS(ON)} : 4.7 \Omega$** **$I_D : 2A$**

Description

The MTN2N60FP is a N-channel enhancement-mode MOSFET, providing the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost effectiveness. The TO-220FP package is universally preferred for all commercial-industrial applications


Features

- $BV_{DSS}=650V$ typically @ $T_j=150^{\circ}C$
- Low On Resistance
- Simple Drive Requirement
- Low Gate Charge
- Fast Switching Characteristic
- RoHS compliant package


Applications

- Open Framed Power Supply
- Adapter
- STB

Symbol



Outline



**Absolute Maximum Ratings** ($T_C=25^{\circ}\text{C}$)

Parameter	Symbol	Limits	Unit
Drain-Source Voltage	V_{DS}	600	V
Gate-Source Voltage	V_{GS}	± 30	V
Continuous Drain Current	I_D	2*	A
Continuous Drain Current @ $T_C=100^{\circ}\text{C}$	I_D	1.35*	A
Pulsed Drain Current @ $V_{GS}=10\text{V}$ (Note 1)	I_{DM}	8*	A
Single Pulse Avalanche Energy (Note 2)	E_{AS}	60	mJ
Avalanche Current (Note 1)	I_{AR}	2	A
Repetitive Avalanche Energy (Note 1)	E_{AR}	2.3	mJ
Peak Diode Recovery dv/dt (Note 3)	dv/dt	4.5	V/ns
Maximum Temperature for Soldering @ Lead at 0.125 in(0.318mm) from case for 10 seconds	T_L	300	$^{\circ}\text{C}$
Maximum Temperature for Soldering @ Package Body for 10 seconds	T_{PKG}	260	$^{\circ}\text{C}$
Total Power Dissipation ($T_C=25^{\circ}\text{C}$)		23	W
Linear Derating Factor		0.18	$\text{W}/^{\circ}\text{C}$
Operating Junction and Storage Temperature	T_j, T_{stg}	-55~+150	$^{\circ}\text{C}$

*Drain current limited by maximum junction temperature

Note : 1.Repetitive rating; pulse width limited by maximum junction temperature.

2. $I_{AS}=1.2\text{A}$, $V_{DD}=50\text{V}$, $L=80\text{mH}$, $R_G=25\Omega$, starting $T_J=+25^{\circ}\text{C}$.3. $I_{SD}\leq 2\text{A}$, $di/dt\leq 100\text{A}/\mu\text{s}$, $V_{DD}\leq BV_{DSS}$, starting $T_J=+25^{\circ}\text{C}$.**Thermal Data**

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	$R_{th,j-c}$	5.5	$^{\circ}\text{C}/\text{W}$
Thermal Resistance, Junction-to-ambient, max	$R_{th,j-a}$	62.5	$^{\circ}\text{C}/\text{W}$



Characteristics (Tc=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	600	-	-	V	V _{GS} =0, I _D =250μA, T _j =25°C
BV _{DSS}	-	650	-	V	V _{GS} =0, I _D =250μA, T _j =150°C
ΔBV _{DSS} /ΔT _j	-	0.6	-	V/°C	Reference to 25°C, I _D =250μA
BV _{DS}	-	700	-	V	V _{GS} =0, I _D =1.2A
V _{GS(th)}	2.0	-	4.0	V	V _{DS} = V _{GS} , I _D =250μA
*G _{FS}	-	5	-	S	V _{DS} =15V, I _D =1A
I _{GSS}	-	-	±100	nA	V _{GS} =±30
I _{DSS}	-	-	1	μA	V _{DS} =600V, V _{GS} =0
	-	-	10	μA	V _{DS} =480V, V _{GS} =0, T _C =125°C
*R _{DS(ON)}	-	-	4.7	Ω	V _{GS} =10V, I _D =1A
Dynamic					
*Q _g	-	8.5	12	nC	I _D =2A, V _{DD} =480V, V _{GS} =10V
*Q _{gs}	-	1.3	-		
*Q _{gd}	-	4.1	-		
*t _{d(ON)}	-	9	28	ns	V _{DD} =300V, I _D =2A, V _{GS} =10V, R _G =25Ω, R _D =150Ω
*t _r	-	25	60		
*t _{d(OFF)}	-	24	58		
*t _f	-	28	66		
C _{iss}	-	180	235	pF	V _{GS} =0V, V _{DS} =25V, f=1MHz
C _{oss}	-	20	25		
C _{rss}	-	4.3	5.6		
Source-Drain Diode					
*V _{SD}	-	-	1.5	V	I _S =2A, V _{GS} =0V
*I _S	-	-	2	A	
*I _{SM}	-	-	8		
*t _{rr}	-	230	-	ns	V _{GS} =0, I _F =2A, dI/dt=100A/μs
*Q _{rr}	-	1	-	μC	

*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

Ordering Information

Device	Package	Shipping	Marking
MTN2N60FP	TO-220FP (RoHS compliant)	50 pcs/tube, 20 tubes/box, 4 boxes / carton	2N60

Characteristic Curves




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Characteristic Curves(Cont.)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature








Figure 11. Transient Thermal Response Curve

Test Circuits and Waveforms



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching Test Circuit & Waveforms




Test Circuits and Waveforms(Cont.)

Peak Diode Recovery dv/dt Test Circuit & Waveforms



TO-220FP Dimension



DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.169	0.185	4.300	4.700	D	0.392	0.408	9.960	10.360
A1	0.051 REF		1.300 REF		E	0.583	0.598	14.800	15.200
A2	0.110	0.126	2.800	3.200	e	0.100 TYP		2.540 TYP	
A3	0.098	0.114	2.500	2.900	F	0.106 REF		2.700 REF	
b	0.020	0.030	0.500	0.750	Φ	0.138 REF		3.500 REF	
b1	0.043	0.053	1.100	1.350	L	1.102	1.118	28.000	28.400
b2	0.059	0.069	1.500	1.750	L1	0.067	0.075	1.700	1.900
c	0.020	0.030	0.500	0.750	L2	0.075	0.083	1.900	2.100

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: KFC ; pure tin plated
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.