



# Intel<sup>®</sup> LXT9880A/9860A and LXT9883A/9863A Multi-Port 10/100 Mbps Repeaters

Specification Update

---

*January 2004*

**Notice:** The Intel<sup>®</sup> LXT9883A/9863A/9880A/9860A Multi-Port 10/100 Mbps Repeaters may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are documented in this specification update. [www.DataSheet4U.com](http://www.DataSheet4U.com)



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® LXT9883A/9863A/9880A/9860A Repeaters may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, i386, i486, i960, iCOMP, InstantIP, Intel, Intel Centrino, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Create & Share, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel Play, Intel Play logo, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation, Intel Xeon, Intel XScale, IPLink, Itanium, MCS, MMX, MMX logo, Optimizer logo, OverDrive, Paragon, PC Dads, PC Parents, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, RemoteExpress, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside., The Journey Inside, TokenExpress, VoiceBrick, VTune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2004, Intel Corporation



# Contents

---

Revision History .....	5
Preface.....	7
Summary Table of Changes.....	9
Identification Information.....	11
Errata .....	12
Specification Changes .....	14
Specification Clarifications .....	15
Documentation Changes .....	16
Addenda.....	18

This page is left blank intentionally.



## Revision History

---

Revision Number: 007 Revision Date: January 28, 2004	
Page	Description
10	Added Errata 3. "Inability to Link in Auto-Negotiation Mode" to "Errata" table.
12	Added Errata 3. "Inability to Link in Auto-Negotiation Mode" to "Errata" section.
16	Added "Product Ordering Information" to "Documentation Changes" section.

Revision Number: 006 Revision Date: November 6, 2001	
Page	Description
10	Clarify Stepping / Revision information.
10	Add "WFL8" trace code information and provide additional description to "Notes" section of table.

Revision Number: 005 Revision Date: August 13, 2001	
Page	Description
14	Doc. change: Absolute Max. Rating for Max. Supply Voltage = 4.0V.

Revision Number: 004 Revision Date: June 28, 2001	
Page	Description
15	Clarify first sentence of Addenda No. 1 description.

Revision Number: 003 Revision Date: June 1, 2001	
Page	Description
12	Specification changes added.

**Revision History**

<b>Revision Number: 002</b> <b>Revision Date: March 23, 2001</b>	
<b>Page</b>	<b>Description</b>
na	Removed pre-production Stepping Errata.
10	Updated "Markings" table with Manufacturer's Revision Code information.

<b>Revision Number: 001</b> <b>Revision Date: January 15, 2001</b>	
<b>Page</b>	<b>Description</b>
na	Converted to Intel format (no technical or material changes).



## Preface

---

This document is an update to the specifications contained in the Affected Documents/Related Documents table below. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

Information types defined in Nomenclature are consolidated into the specification update and are no longer published in other documents.

This document may also contain information that was not previously published.

## Affected Documents/Related Documents

Title	Order
Intel® LXT9860/9880 – Advanced 10/100 Repeater with Integrated Management Datasheet	248987-001
Intel® LXT9863/9883 – Advanced 10/100 Unmanaged Repeater Datasheet	249115-001
Intel® LXT988X/986X Advanced Repeater - Design and Layout Guide Application Note	249351-001
High-Speed Serial Management Interface for Intel® LXT9XX Application Note	249006-001
LXT98xx – LXT98x-to-LXT98xx Migration Application Note	249017-001
Intel® Repeaters IRB Design and Layout Guide Application Note	249018-001
SCC Test Program Sample Source Code Listing Application Note	249358-001
Intel® LXD9880 DV Board Kit for 10/100 Applications Developer Manual	249116-001



## Nomenclature

**Errata** are design defects or errors. These may cause the LXT98xx Multi-Port 10/100 Repeaters' behaviors to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

**Specification Changes** are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

**Specification Clarifications** describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in any new release of the specification.

**Documentation Changes** include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

**Note:** Errata remain in the specification update throughout the product's lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, etc.).





# Summary Table of Changes

---

The following table indicates the errata, specification changes, specification clarifications, or documentation changes which apply to the LXT98xx Multi-Port 10/100 Repeaters product. Intel may fix some of the errata in a future stepping of the component, and account for the other outstanding issues through documentation or specification changes as noted. This table uses the following notations:

## Codes Used in Summary Table

### Stepping

X: Errata exists in the stepping indicated. Specification Change or Specification Clarification applies to this stepping.

(No mark) or (Blank box): This erratum is fixed in stepping indicated. Specification Change or Specification Clarification does not apply to this stepping.

### Page

(Page): Page location of item in this document.

### Status

Doc: Document change or update will be implemented.

Fix: This erratum may be fixed in a future stepping of the product.

Fixed: This erratum has been previously fixed.

NoFix: There are no plans to fix this erratum.

### Row



Change bar to left of table row indicates this erratum is either new or modified from the previous version of the document.

## Summary Table of Changes



## Errata

No.	Steppings <sup>1</sup>		Page	Status	ERRATA
	4	5			
1	X	X	12	NoFix	"Data Misplacement in Extended Packets"
2	X	X	12	NoFix	"100 MBPS Packet Loss"
3	X	X	12	NoFix	"Inability to Link in Auto-Negotiation Mode"
1. Refer to "Markings" on page 11 for codes to identify various silicon steppings.					

## Specification Changes

No.	Steppings		Page	SPECIFICATION CHANGES
	4	5		
3	X	X	14	"IR10ENA Asserted to TPOP/N Active Timing"
4	X	X	14	"TPIP/N-to-IR100DV Low Timing"

## Specification Clarifications

No.	Steppings		Page	SPECIFICATION CLARIFICATIONS
	4	5		
				None for this revision of this specification update.


## Documentation Changes

No.	Document Revision	Page	DOCUMENTATION CHANGES
1	003	16	"Change to Absolute Maximum Ratings Table"
2	003	16	"Product Ordering Information"



## Identification Information

### Markings




### Stepping / Revision Numbers

A “Stepping Number” is assigned when any product design update is released that changes the device errata or specification. A “Revision Number” is assigned to each device tapeout, regardless of impact to device errata or specification. The “Manufacturer’s Revision Number” may be read by software from Register 13C, bits 31:28 in the LXT98xx repeaters.

Stepping	Revision Number <sup>1</sup>	Trace Codes	Manufacturer's Revision Number <sup>2</sup>	Notes
4	A4, B3	HSD8, WSC6, WSL8	0011	Refers to the Intel part numbers LXT98xxHC
5	B4	WFL8, WFM8, HFF8	0100	Refers to Intel part numbers LXT98xxAHC and LXT9880AGE

1. Revision numbers listed on the same line are the same product stepping, but are produced at different fabrication facilities.  
2. This value is from register Register 13C, bits 31:28. Please see the LXT98xx data sheets for more information.



## Errata

---

### 1. Data Misplacement in Extended Packets

**Problem:** The TP\_IDL pulse is found in an extended data field when extending a packet length to 96 bits.

**Implication:** This issue is benign in networks since the packet extension is seen as a fragment.

**Workaround:** None.

**Status:** There are no plans to fix this erratum.

### 2. 100 MBPS Packet Loss

**Problem:** In a unique network configuration involving stacked repeaters with mixed cable lengths, short IFGs (less than 9 BT) on the 100 Mbps IRB cause internal state machines to lose synchronization. The short IFG is caused when two ports (using short cables) experience a collision while a port transmission (using a long cable) reaches the repeater within 9 BT after the end of the collision.

**Implication:** When the next packet is sent, error codes (Hs) are substituted throughout, resulting in packet loss and re-synchronization of the state machines by EOP. The errored packet is retransmitted.

**Workaround:** None.

**Status:** There are no plans to fix this erratum.

### 3. Inability to Link in Auto-Negotiation Mode

**Problem:** The LXT98xxA may be unable to establish a 100 Mbps link in auto-negotiation mode with a link partner that is in auto-negotiation mode.

**Implication:** The LXT98xxA device may fail to establish a link when the LXT98xxA is in auto-negotiation mode (advertising 100 Mbps capability) and attempting to establish a 100 Mbps link with a link partner in auto-negotiation mode. The LXT98xxA outputs auto-negotiation Fast Link Pulses (FLPs) at twice the specified width when link establishment fails. The link partner is unable to link with the LXT98xxA in this state. This erratum only occurs during link establishment through auto-negotiation. The device operates normally once link is established.

Linking with a link partner in forced 100 Mbps, forced 10 Mbps, or auto negotiation (advertising 10 Mbps capability only mode) will not cause this erratum to occur. Occurrence of this erratum increases as the LXT98xxA case temperature increases. The device has a low occurrence of this erratum at 25 °C.

**Workaround:** To prevent occurrence of this erratum:

#### LXT9880A, LXT9860A (Managed):

- Disable auto-negotiation to avoid the problem.
- Only link with link partners in forced 100 Mbps, forced 10 Mbps, or auto-negotiation with only 10 Mbps capability advertised.

#### LXT9883A/LXT9863A (Unmanaged):

- Only link with link partners in forced 100 Mbps, forced 10 Mbps, or auto-negotiation with only 10 Mbps capability advertised.



**To recover if this erratum occurs:**

- Reset the LXT98xxA to take the port out of the double width FLP state if the port is unable to link.
- Minimizing operating temperatures reduces the occurrence of this erratum on all devices.

**Status:** There are no plans to fix this erratum.

# Specification Changes

---

## 1. IR10ENA Asserted to TPOP/N Active Timing

**Description:** The minimum bit time for  $\overline{\text{IR10ENA}}$  asserted to TPOP/N is reduced from 5BT to 4BT in Table 42: 10 Mbps IRB-to-TP Port Timing Parameter.

**Implication:** IEEE 802.3 Standard specifies a maximum BT (Bit) time for twisted-pair timing. Reducing the minimum bit time does not impact performance or IEEE compliance.

**Status:** No Fix.

## 2. TPIP/N-to-IR100DV Low Timing

**Description:** The minimum bit time for TPIP/N-to- $\overline{\text{IR100DV}}$  Low is reduced from 18BT to 17BT in Table 40: 100 Mbps TP-to-IRB Timing parameters.

**Implication:** IEEE 802.3 Standard specifies a 46 Bit time maximum for twisted-pair port to port timing. Reducing the minimum bit time for twisted-pair port to IRB will not impact performance or IEEE compliance.

**Status:** No Fix.



# ***Specification Clarifications***

---

There are no specification clarifications.

# Documentation Changes

---

## 1. Change to Absolute Maximum Ratings Table

The Absolute Maximum Ratings Supply Voltage “Max” will be changed to 4.0 V in the “Test Specification” section in the next revision of the LXT9880A/9860A and LXT9883A/LXT9863A Datasheets.

## 2. Product Ordering Information

Table 1 and Figure 1 will be added to the next revision of the LXT9880A/9860A and LXT9883A/LXT9863A Datasheets.


**Table 1. Product Information**

Number	Revision	Qualification	MM #	Ship Media
HBLXT9860AHC.B4	B4	S	837730	Tray
HBLXT9860AHC.B4S E001	B4	S	837732	Tape & reel
HBLXT9863AHC.B4	B4	S	837734	Tray
HBLXT9863AHC.B4S E001	B4	S	837735	Tape & reel
HBLXT9880AHC.B4	B4	S	837736	Tray
HBLXT9880AHC.B4S E001	B4	S	837737	Tape & reel
HBLXT9883AHC.B4	B4	S	837738	Tray
HBLXT9883AHC.B4S E001	B4	S	837739	Tape & reel
HDLXT9880AGE.B4	B4	S	837896	Tray
HDLXT9880AGE.B4S E001	B4	S	837897	Tape & reel





Figure 1. Order Information – Sample



## Addenda

---

### 1. 100BASE-TX Receive Jitter Tolerance

**Description:** If a receive-link partner operating in 100BASE-TX generates transmit jitter greater than the IEEE standard, the LXT9860/63/80/83 devices may produce errors within the Reconciliation Sublayer, which can result in failure to link or to sustain link. The LXT9860/63/80/83 devices will be enhanced to allow greater margin to the IEEE standard. The identified change should allow greater design flexibility; however, customers are advised that reliance on such out-of-margin performance is at their own risk.

**Status:** Implemented in Stepping 5.

### 2. 10BASE-T Jitter Tolerance

**Description:** In some 10BASE-T input jitter applications, the LXT9860/63/80/83 device margin may be close to the IEEE standard for input jitter tolerance. The LXT9860/63/80/83 devices will be enhanced to be optimally centered for 10BASE-T input jitter tolerance. The identified change should allow greater design flexibility; however, customers are advised that reliance on such out-of-margin performance is at their own risk.

**Status:** Implemented in Stepping 5.