

HM6708A Series

Preliminary

65536-Word × 4-Bit High Speed Static RAM


T-46-23-10

■ FEATURES


- 65536-words × 4 bit organization
- Fully TTL compatible input and output
- 1.0μ Hi-BiCMOS process
- +5V single supply
- Completely static memory
No clock or timing strobe required
- Low power dissipation
Operating: 450mW (typ.)
- Super fast
Access time: 15/20/25 ns (max.)

■ ORDERING INFORMATION


Type No.	Access Time	Package
HM6708AP-15	15ns	300 mil 24 pin Plastic DIP (DP-24NC)
HM6708AP-20	20ns	
HM6708AP-25	25ns	
HM6708AJP-15	15ns	300 mil 24 pin Plastic SOJ (CP-24D)
HM6708AJP-20	20ns	
HM6708AJP-25	25ns	



■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₅	Address Input
I/O ₁ -I/O ₄	Data Input/Output
WE	Write Enable
CS	Chip Select
V _{SS}	Ground
V _{CC}	Power Supply



• Write Cycle

Item	Symbol	HM6708A-15		HM6708A-20		HM6708A-25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	$t_{WC}^{1)}$	15	—	20	—	25	—	ns
Chip Selection to End of Write	t_{CW}	10	—	15	—	20	—	ns
Address Valid to End of Write	t_{AW}	10	—	15	—	20	—	ns
Address Setup Time	t_{AS}	0	—	0	—	0	—	ns
Write Pulse Width	t_{WP}	10	—	15	—	20	—	ns
Write Recovery Time	t_{WR}	0	—	0	—	0	—	ns
Data Valid to End of Write	t_{DW}	8	—	10	—	12	—	ns
Data Hold Time	t_{DH}	0	—	0	—	0	—	ns
Write Enable to Output in High Z	$t_{WZ}^{2), 3)}$	0	6	0	8	0	10	ns
Output Active from End of Write	$t_{OW}^{2), 3)}$	0	—	0	—	0	—	ns

- NOTES:**
1. All write cycle timings are referenced from the last valid address to the first transitioning address.
 2. This parameter is sampled and not 100% tested.
 3. Transition is measured ± 200 mV from steady state voltage with specified loading in Load(B).


■ CAPACITANCE ($T_a = 25^\circ C$, $f = 1MHz$)

Item	Symbol	Max.	Unit	Test Condition
Input Capacitance	$C_{IN}^{1)}$	6	pF	$V_{IN} = 0 V$
Output Capacitance	$C_{I/O}^{1)}$	10	pF	$V_{I/O} = 0 V$

- NOTES:**
1. This parameter is sampled and not 100% tested.

■ AC TEST CONDITIONS

- Input pulse levels: V_{AS} to 3.0 V
- Input timing reference levels: 1.5 V
- Output Load: See figure
- Input rise and fall times: 4ns
- Output reference levels: 1.5 V



*Including scope and jig capacitance.



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage to V _{SS} Pin	V _T	-0.5 to +7.0	V
Power Dissipation	P _T	1.0	W
Operating Temperature Range	T _{opr}	0 to +70	°C
Storage Temperature Range (with bias)	T _{stg(bias)}	-10 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C

■ RECOMMENDED DC OPERATING CONDITIONS (0°C ≤ T_a ≤ 70°C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0.0	0.0	0.0	V
Input High (Logic 1) Voltage	V _{IH}	2.2	—	V _{CC} + 0.5	V
Input Low (Logic 0) Voltage	V _{IL}	-3.0*	—	0.8	V

*Pulse width 20ns, DC: -0.5V

■ FUNCTION TABLE

CS	WE	Mode	V _{CC} Current	I/O Pin	Ref. Cycle
H	X	Not Selected	I _{SB} , I _{SB1}	High Z	—
L	H	Read	I _{CC} , I _{CC1}	Data Out	Read Cycle (1) (2)
L	L	Write	I _{CC} , I _{CC1}	Data In	Write Cycle (1) (2)

■ DC AND OPERATING CHARACTERISTICS (V_{CC}=5.0 V ± 10%, T_a=0 to +70°C)

Item	Symbol	Test Conditions	HM6708A-15			HM6708A-20/25			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Input Leakage Current	I _I	V _{CC} =5.5 V, V _{IN} =0 V to V _{CC}	—	—	2	—	—	2	μA
Output Leakage Current	I _{LO}	CS=V _{IH} , V _{I/O} =0 V to V _{CC}	—	—	10	—	—	10	μA
Operating Power Supply Current	I _{CC}	CS=V _{IL} , I _{I/O} =0 mA	—	—	100	—	—	100	mA
Average Operating Current	I _{CC1}	min. cycle, Duty: 100% I _{I/O} =0 mA	—	—	140	—	—	120	mA
Standby Power Supply Current	I _{SB}	CS=V _{IH} , V _{IN} =V _{IH} or V _{IL}	—	—	30	—	—	30	mA
	I _{SB1}	CS ≥ V _{CC} -0.2 V V _{IN} ≤ 0.2 V or V _{IN} ≥ V _{CC} -0.2V	—	—	10	—	—	10	mA
Output Low Voltage	V _{OL}	I _{OL} =8 mA	—	—	0.4	—	—	0.4	V
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	—	—	2.4	—	—	V

■ AC CHARACTERISTICS (V_{CC}=5 V ± 10%, T_a=0 to +70°C, unless otherwise noted.)

• Read Cycle

Item	Symbol	HM6708A-15		HM6708A-20		HM6708A-25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	15	—	20	—	25	—	ns
Address Access Time	t _{AA}	—	15	—	20	—	25	ns
Chip Select Access Time	t _{ACS}	—	15	—	20	—	25	ns
Output Hold from Address Change	t _{OH}	4	—	5	—	5	—	ns
Chip Selection to Output in Low Z	t _{LZ} ^{(1), (2)}	4	—	5	—	5	—	ns
Chip Deselection to Output in High Z	t _{HZ} ^{(1), (2)}	0	6	0	8	5	10	ns

NOTES: 1. This parameter is sampled and not 100% tested.


2. Transition is measured ±200 mV from steady state voltage with specified loading in Load(B).




■ TIMING WAVEFORM

• Read Cycle (1) (1) (2)

T-46-23-10



• Read Cycle (2) (1) (3)



- NOTES:**
1. \overline{WE} is High for READ cycle.
 2. Device is continuously selected, $\overline{CS} = V_{IL}$.
 3. Address valid prior to or coincident with \overline{CS} transition low.


2




HM6708A Series

T-46-23-10

• Write Cycle (1) (\overline{WE} Controlled)



• Write Cycle (2) (\overline{CS} Controlled)



- NOTES:**
1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} (t_{wp}).
 2. t_{wr} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, the output buffers remain in a high impedance state.
 5. If \overline{CS} is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
 6. Output data is the same phase of write data of this write cycle.

