



PRELIMINARY


CY82C694

Pentium™ hyperCache™ Chipset 128KB Expansion RAM

Features


- Interfaces directly to hyperCache™ Chipset at 66 MHz with 0 wait states
- Synchronous pipelined operations with registered inputs and outputs
- 16K x 64 common I/O architecture
- I/Os capable of 3.3V operation
- Fast Clock-to-output timing
— $T_{CO}=8.5$ ns
- User-selectable two-bit wrap-around burst counter supporting Intel® interleaved and linear burst sequences
- Separate processor and controller address strobes
- Synchronous address increment control logic
- Synchronous self-timed write
- Individual byte write control
- Five chip Selects allow easy memory depth expansion
- Asynchronous output enable
- 14 mm x 20 mm 128-pin PQFP package

System Block Diagram



hyperCache is a trademark of Cypress Semiconductor Corporation.
Pentium is a trademark of Intel Corporation.
Intel is a registered trademark of the Intel Corporation.


Logic Block Diagram



694-1

Selection Guide

		CY82C694
Maximum Access Time (T_{CO})		8.5 ns
Maximum Operating Current	Commercial	400 mA

Pin Configuration
**128-pin PQFP
Top View**


Introduction

System Overview

The hyperCache™ family is a family of chips created to provide flexible solutions for today's PC designs. The chipset provides all the functions necessary to implement a 3.3V Pentium-class processor based system with the USB (Universal Serial Bus), PCI (Peripheral Component Interconnect), and the ISA (Industry Standard Architecture) buses. System designers can exploit the advantages of the USB and PCI buses while maintaining access to the large base of ISA cards in the marketplace.

The Cypress hyperCache family offers system designers several key advantages. The hC-VX chipset, for example, provides a feature-rich solution with 128KB of integrated synchronous pipelined cache in only three chips. The cache size can be increased to 512KB with additional CY82C694 devices in 128-KB increments or with commercial synchronous SRAMs. Upgrading between the three hyperCache chipsets is straight forward because all three chipsets are pin-compatible. Six banks of fast page-mode or EDO DRAM further increase the system designer's options. The chipsets also provides concurrent bus support, PCI bus mastering IDE with CD-ROM support, integrated RTC, integrated peripheral control (Interrupts/DMA), and integrated keyboard/mouse controller. This chipset is flexible enough to provide the system designer with many cost, performance, and function options to build an optimum Pentium based system.

CY82C694 Introduction

The CY82C694 is a 16K by 64 synchronous pipelined burst SRAM (BSRAM) designed to support a zero wait state secondary cache with minimal glue logic.

Functional Overview

All synchronous inputs pass through input registers activated by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (T_{CO}) is 8.5 ns. A two-bit on-chip wrap-around burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access according to the \overline{ADV} input.

The CY82C694 supports secondary caches in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486 processors. The linear burst sequence is suited for processors that utilize a linear burst sequence, such as the Cyrix 6X86. The burst order is user selectable, and is determined by the state of the \overline{LBO} (Linear Burst Order) input. A LOW level selects the linear burst order while a HIGH level activates the interleaved burst order. Accesses can be initiated by asserting either the processor address strobe (\overline{ADSP}) or the controller address strobe (\overline{ADSC}) at clock rise. Address advancement through the burst sequence is controlled by the \overline{ADV} input.

Byte write operations are qualified with the Byte Write Enable (\overline{BWE}) and Byte Write Select ($\overline{BW0-7}$) inputs. $\overline{BW0}$ controls data line DQ0–DQ7, $\overline{BW1}$ controls data lines DQ8–DQ15, $\overline{BW2}$ controls data lines DQ16–DQ23, $\overline{BW3}$ controls data lines DQ24–DQ31, $\overline{BW4}$ controls data lines DQ32–DQ39, $\overline{BW5}$ controls data lines DQ40–DQ47, $\overline{BW6}$ controls data lines DQ48–DQ55, and $\overline{BW7}$ controls data lines DQ56–DQ63.

Write operations are simplified with an on-chip synchronous self-timed write circuitry.

Five synchronous chip selects ($\overline{CS1}$, CS2, $\overline{CS3}$, CS4, $\overline{CS5}$) and an asynchronous output enable (\overline{OE}) provide for easy bank selection and output three-state control. \overline{ADSP} is ignored if $\overline{CS1}$ is HIGH.

Functional Details

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) \overline{ADSP} or \overline{ADSC} is asserted LOW, (2) $\overline{CS1}$, CS2, $\overline{CS3}$, CS4, and $\overline{CS5}$ are all asserted active, (3) either \overline{BWE} is HIGH or $\overline{BW0-BW7}$ are all HIGH. \overline{ADSP} is ignored if $\overline{CS1}$ is HIGH. The address presented to the address inputs (A0–A13) is stored into the Address Advancement Logic and the Address Register while being presented to the memory core. The corresponding data accessed from the memory array is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is clocked through the output register and onto the data bus in less than 8.5 ns. When the asynchronous Output Enable (\overline{OE}) is asserted LOW, the data outputs are controlled by the Enable and Enable Delay Registers. When the SRAM emerges from a deselected state to a selected state, its outputs are always three-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the \overline{OE} signal. Consecutive single read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either \overline{ADSP} or \overline{ADSC} signals, its output will three-state immediately.

Single Write Accesses Initiated by \overline{ADSP}

This type of access is initiated when both of the following conditions are satisfied at clock rise: (1) \overline{ADSP} is asserted LOW, and (2) $\overline{CS1}$, CS2, $\overline{CS3}$, CS4, and $\overline{CS5}$ are all asserted active. The address presented to A0–A13 is loaded into the address register and the Address Advancement Logic while being delivered to the RAM core. The write signals (\overline{BWE} , and $\overline{BW0-BW7}$) and \overline{ADV} inputs are ignored during this first cycle.

\overline{ADSP} triggered write accesses require two clock cycles to complete. The CY82C694 provides byte write capability that is described in the write cycle description table. Asserting the Byte Write Enable input (\overline{BWE}) with the selected Byte Write ($\overline{BW0-BW7}$) input(s) will cause the CY82C694 to selectively write only to the chosen bytes. Bytes not selected during a byte write operation will remain unaltered. A Synchronous self-timed write mechanism is provided on-chip to simplify the write operations.

Because the CY82C694 is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH to three-state the output drivers before presenting data to the DQ0–DQ63 inputs. As a safety precaution, DQ0–DQ63 are automatically three-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by \overline{ADSC}

\overline{ADSC} write accesses are initiated when the following conditions are satisfied: (1) \overline{ADSC} is asserted LOW, (2) \overline{ADSP} is deasserted HIGH, (3) $\overline{CS1}$, CS2, $\overline{CS3}$, CS4, and $\overline{CS5}$ are all asserted active, and (4) the appropriate combination of the write inputs (\overline{BWE} , and $\overline{BW0-BW7}$) are asserted active to conduct a write to the desired byte(s). \overline{ADSC} triggered write accesses require only a single clock cycle to complete. The ad-

address presented to A0–A13 is loaded into the address register and the Address Advancement Logic while being delivered to the RAM core. The \overline{ADV} input is ignored during this cycle. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation will remain unaltered. A Synchronous self-timed write mechanism is provided on-chip to simplify the write operations.

Because the CY82C694 is a common I/O device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ0–DQ63 inputs. Doing so will three-state the output drivers. As a safety precaution, DQ0–DQ63 are automatically three-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY82C694 provides a two-bit wrap-around counter, fed by A₀ and A₁, that implement either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence, such as the Cyrix 6X86. The burst sequence is user selectable through the \overline{LBO} (Linear Bust Order) input.

Asserting \overline{ADV} LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Interleaved Burst Sequence

First Address	Second Address	Third Address	Fourth Address
Ax+1, Ax	Ax+1, Ax	Ax+1, Ax	Ax+1, Ax
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Sequence

First Address	Second Address	Third Address	Fourth Address
Ax+1, Ax	Ax+1, Ax	Ax+1, Ax	Ax+1, Ax
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Cycle Descriptions

Next Cycle	Add. Used	CS2	CS4	CS3	CS5	CS1	ADSP	ADSC	ADV	OE	DQ	R/W
Unselected	none	X	X	X	X	1	X	0	X	X	Hi-Z	X
Unselected	none	0	X	X	X	0	0	X	X	X	Hi-Z	X
Unselected	none	X	0	X	X	0	0	X	X	X	Hi-Z	X
Unselected	none	X	X	1	X	0	0	X	X	X	Hi-Z	X
Unselected	none	X	X	X	1	0	0	X	X	X	Hi-Z	X
Unselected	none	0	X	X	X	0	1	0	X	X	Hi-Z	X
Unselected	none	X	0	X	X	0	1	0	X	X	Hi-Z	X
Unselected	none	X	X	1	X	0	1	0	X	X	Hi-Z	X
Unselected	none	X	X	X	1	0	1	0	X	X	Hi-Z	X
Begin Read ^[1]	External	1	1	0	0	0	0	X	X	X	Hi-Z	X
Begin Read ^[1]	External	1	1	0	0	0	1	0	X	X	Hi-Z	Read
Continue Read	Next	X	X	X	X	X	1	1	0	1	Hi-Z	Read
Continue Read	Next	X	X	X	X	X	1	1	0	0	Q	Read
Continue Read	Next	X	X	X	X	1	X	1	0	1	Hi-Z	Read
Continue Read	Next	X	X	X	X	1	X	1	0	0	Q	Read
Suspend Read	Current	X	X	X	X	X	1	1	1	1	Hi-Z	Read
Suspend Read	Current	X	X	X	X	X	1	1	1	0	Q	Read
Suspend Read	Current	X	X	X	X	1	X	1	1	1	Hi-Z	Read
Suspend Read	Current	X	X	X	X	1	X	1	1	0	Q	Read
Begin Write	Current	X	X	X	X	X	1	1	1	X	D	Write ^[1]
Begin Write	Current	X	X	X	X	1	X	1	1	X	D	Write ^[1]
Begin Write	External	1	1	0	0	0	1	0	X	X	D	Write ^[1]

Cycle Descriptions (continued)

Next Cycle	Add. Used	CS2	CS4	CS3	CS5	CS1	ADSP	ADSC	ADV	OE	DQ	R/W
Continue Write	Next	X	X	X	X	X	1	1	0	X	D	Write ^[1]
Continue Write	Next	X	X	X	X	1	X	1	0	X	D	Write ^[1]
Suspend Write	Current	X	X	X	X	X	1	1	1	X	D	Write ^[1]
Suspend Write	Current	X	X	X	X	1	X	1	1	X	D	Write ^[1]

X=Don't Care, 1=Logic HIGH, 0=Logic LOW.

Note:

- Writes defined by $\overline{BW}[7:0]$, and \overline{BWE} , see Write Cycle Descriptions table.

Write Cycle Descriptions

Function ^[2]	BWE	BW7	BW6	BW5	BW4	BW3	BW2	BW1	BW0
Read	1	X	X	X	X	X	X	X	X
Read	0	1	1	1	1	1	1	1	1
Write All Byte	X	X	X	X	X	X	X	X	X
Write Byte 0 – DQ[7:0]	0	1	1	1	1	1	1	1	0
Write Byte 1 – DQ[15:8]	0	1	1	1	1	1	1	0	1
Write Byte 2 – DQ[23:16]	0	1	1	1	1	1	0	1	1
Write Byte 3 – DQ[31:24]	0	1	1	1	1	0	1	1	1
Write Byte 4 – DQ[39:32]	0	1	1	1	0	1	1	1	1
Write Byte 5 – DQ[47:40]	0	1	1	0	1	1	1	1	1
Write Byte 6 – DQ[55:48]	0	1	0	1	1	1	1	1	1
Write Byte 7 – DQ[63:56]	0	0	1	1	1	1	1	1	1
Write Byte 1, 0	0	1	1	1	1	1	1	0	0
Write Byte 2, 1	0	1	1	1	1	1	0	0	1
Write Byte 2, 0	0	1	1	1	1	1	0	1	0
Write Byte 2, 1, 0	0	1	1	1	1	1	0	0	0
Write Byte 3, 0	0	1	1	1	1	0	1	1	0
Write Byte 3, 1	0	1	1	1	1	0	1	0	1
Write Byte 3, 1, 0	0	1	1	1	1	0	1	0	0
Write Byte 3, 2	0	1	1	1	1	0	0	1	1
Write Byte 3, 2, 0	0	1	1	1	1	0	0	1	0
Write Byte 3, 2	0	1	1	1	1	0	0	1	1

The remainder follows the same pattern as above.

X=Don't Care, 1=Logic HIGH, 0=Logic LOW.

Note:

- The SRAM always starts a Read cycle when \overline{ADSP} is asserted, regardless of the state of \overline{BWE} , $\overline{BW}[7:0]$.

Pin Description

Name	I/O	Pin Number	Description
CLK	I	115	Clock input. Used to capture the address, data, and control signals (except for \overline{OE}). Also used to advance the on-chip burst counter during a burst sequence when \overline{ADV} is asserted.
DQ[63:00]	I/O	2–12, 15–24, 27–37, 66–76, 79–88, 91–101	64 bidirectional data I/O lines, used as inputs and outputs to the RAM core. As inputs, they feed into an on-chip data input register that is triggered by the rising edge of the clock. As outputs, they carry the read data from the selected RAM core location. The direction of the data pins is controlled by \overline{OE} : when \overline{OE} is asserted LOW the data pins are configured as outputs and they are driven by the output buffers; when \overline{OE} is deasserted HIGH, the data pins are three-stated and can be used as inputs. During the first clock of an access cycle, the data pins are three-stated by the Enable and Enable Delay registers. In addition, the data lines are automatically three-stated when a write cycle is detected.
A[13:0]	I	44, 47–51, 53–57, 60–62	Fourteen address inputs used to select one of the 16K locations. These inputs are captured on the rising edge of the clock if \overline{ADSP} or \overline{ADSC} is asserted LOW, and the device has been selected via the chip select inputs. A1 and A0 are also loaded into the auto-address-increment logic.
\overline{BWE}	I	114	The Byte Write Enable input is sampled at the rising edge of the clock. It is used in conjunction with $\overline{BW}[7:0]$ to conduct byte write operations. $\overline{BW}[7:0]$ are qualified with \overline{BWE} . Byte X is written only when \overline{BWE} and $\overline{BW}[X]$ are both asserted LOW.
$\overline{BW}[7:0]$	I	107–108, 111–112, 120–117	The Byte Write Select inputs are sampled at the rising edge of the clock. During write cycles, these inputs are used to selectively write certain bytes into the RAM core. These inputs are qualified with Byte Write Enable (\overline{BWE}) input. See the Write Table to determine which Byte Write Select corresponds to which data byte.
$\overline{CS1}$	I	121	Chip Select 1, active LOW, sampled at the rising edge of the clock. It is also the \overline{ADSP} input mask (i.e., \overline{ADSP} is ignored if $\overline{CS1}$ is HIGH).
$\overline{CS5}$, $\overline{CS3}$	I	126, 124	Depth expansion Chip Select inputs, active LOW. They are sampled at the rising edge of the clock.
CS4, CS2	I	127, 125	Depth expansion Chip Select inputs, active HIGH. They are sampled at the rising edge of the clock.
\overline{LBO}	I	41	Linear Burst Order input sampled at the rising edge of the clock. It is used to determine the burst order (linear or interleaved). Tying this signal LOW will establish a linear burst order. Tying this signal HIGH will establish an interleaved burst order.
\overline{OE}	I	116	Asynchronous Output Enable. Active LOW. It is used to control the data output three-state buffers. \overline{OE} is masked by on-chip logic during the first clock of an initial read cycle.
\overline{ADV}	I	104	Advance input signal, active LOW, sampled at the rising edge of the clock. When this signal is active, it will cause the on-chip burst counter to increment to the next address in the burst sequence. \overline{ADV} is ignored if \overline{ADSP} or \overline{ADSC} is asserted.
\overline{ADSC}	I	106	Address input strobe from the controller, active LOW, sampled at the rising edge of the clock. When this signal is asserted, the address inputs are captured in the address register. A0 and A1 are also loaded into the 2-bit burst counter. \overline{ADSC} is ignored if \overline{ADSP} is also asserted.
\overline{ADSP}	I	105	Address input strobe from the processor, active LOW, sampled at the rising edge of the clock. When this signal is asserted, the address inputs are captured in the address register. A0 and A1 are also loaded into the 2-bit burst counter.
V_{DD}	Supply	45, 58, 109, 122	5V power supply to the core of the CY82C694
V_{SS}	Supply	46, 110, 123	Ground.
V_{DDQ}	Supply	13, 25, 38, 64, 77, 89, 102, 128	5V or 3.3V power supply (Outputs)



Pin Description (continued)

Name	I/O	Pin Number	Description
V _{SSQ}	Supply	1, 14, 26, 39 42, 43, 52, 59, 63, 65, 78, 90, 103, 113	Ground (outputs).

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Ambient Temperature with Power Applied -55°C to +125°C

Supply Voltage on V_{DD} Relative to GND -0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State^[3] -0.5V to V_{DD} + 0.5V

DC Input Voltage^[3] -0.5V to V_{DD} + 0.5V

Current into Outputs (LOW) 20 mA

Static Discharge Voltage >2001V (per MIL-STD-883, Method 3015)

Latch-Up Current >200 mA

Operating Range

Range	Ambient Temperature ^[4]	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	5V ± 5%	3.3V ± 0.3V
Extended Temp	-40°C to +85°C	5V ± 5%	3.3V ± 0.3V

Electrical Characteristics Over the Operating Range




Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{DD} = Min., I _{OH} = -4.0 mA	2.4	V _{DDQ}	V
V _{OL}	Output LOW Voltage	V _{DD} = Min., I _{OL} = 6.0 mA		0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{DD} + 0.3V	V
V _{IL}	Input LOW Voltage ^[3]		-0.3	0.8	V
I _X	Input Load Current	GND ≤ V _I ≤ V _{DD}	-1	1	μA
I _{OZ}	Output Leakage Current	GND ≤ V _I ≤ V _{DD} , Output Disabled	-5	5	μA
I _{OS}	Output Short Circuit Current ^[5]	V _{DD} = Max., V _{OUT} = GND		-300	mA
I _{CC}	V _{DD} Operating Supply Current	V _{DD} = Max., I _{out} = 0 mA, f = f _{MAX} = 1/t _{CYC}	Com'l	400	mA
I _{SB1}	Automatic CS Power-Down Current—TTL Inputs	Max. V _{DD} , Device Deselected, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX}	Com'l	100	mA
I _{SB2}	Automatic CS Power-Down Current—CMOS Inputs	Max. V _{DD} , Device Deselected, V _{IN} ≥ V _{DD} - 0.3V or V _{IN} ≤ 0.3V, f = 0 ^[6]	Com'l	45	mA

Capacitance^[7]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN} : Addresses	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{DD} = 5.0V	4.5	pF
C _{IN} : Other Inputs			5	pF
C _{OUT}	Output Capacitance		8	pF

Notes:

- Minimum voltage equals -2.0V for pulse durations of less than 20 ns.
- T_A is the "instant on" case temperature.
- Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- Inputs are disabled, clock is allowed to run at speed.
- Tested initially and after any design or process changes that may affect these parameters.
- Resistor values for V_{DDQ}=5V are: R1=481Ω and R2=255Ω. Resistor values for V_{DDQ}=3.3V are R1=317Ω and R2=348Ω.

AC Test Loads and Waveforms



694-3

Switching Characteristics Over the Operating Range^[9]

Parameter	Description	CY82C694		Unit
		Min.	Max.	
t_{CYC}	Clock Cycle Time	15		ns
t_{CH}	Clock HIGH	6		ns
t_{CL}	Clock LOW	6		ns
t_{AS}	Address Set-Up Before CLK Rise	2.5		ns
t_{AH}	Address Hold After CLK Rise	0.5		ns
t_{CO}	Data Output Valid After CLK Rise (Pipelined mode)		8.5	ns
t_{DOH}	Data Output Hold After CLK Rise	3		ns
t_{ADS}	\overline{ADSP} , \overline{ADSC} Set-Up Before CLK Rise	2.5		ns
t_{ADH}	\overline{ADSP} , \overline{ADSC} Hold After CLK Rise	0.5		ns
t_{WES}	\overline{BWE} , $\overline{BW}[7:0]$ Set-Up Before CLK Rise	2.5		ns
t_{WEH}	\overline{BWE} , $\overline{BW}[7:0]$ Hold After CLK Rise	0.5		ns
t_{ADVS}	\overline{ADV} Set-Up Before CLK Rise	2.5		ns
t_{ADVH}	\overline{ADV} Hold After CLK Rise	0.5		ns
t_{DS}	Data Input Set-Up Before CLK Rise	2.5		ns
t_{DH}	Data Input Hold After CLK Rise	0.5		ns
t_{CSS}	Chip Select Set-Up	2.5		ns
t_{CSH}	Chip Select Hold After CLK Rise	0.5		ns
t_{CHZ}	Clock to High-Z ^[10]	2	6	ns
t_{CLZ}	Clock to High-Z ^[10]	0		ns
t_{EOHZ}	\overline{OE} HIGH to Output High-Z ^[10, 11]	2	6	ns
t_{EOLZ}	\overline{OE} HIGH to Output Low-Z ^[10]	0		ns
t_{EOV}	\overline{OE} LOW to Output Valid ^[10, 11]		6	ns

Notes:


9. Unless otherwise noted, test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and load capacitance. Shown in (a) and (b) of AC test loads.
10. t_{CHZ} , t_{CLZ} , t_{OEZ} , t_{EOLZ} , and t_{EOHZ} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
11. At any given voltage and temperature, t_{EOHZ} min. is less than t_{EOV} min.


Switching Waveforms
Read Timing


694-4

Note:

 12. \overline{CS} signifies that all chip selects ($\overline{CS1}$, $\overline{CS2}$, $\overline{CS3}$, $\overline{CS4}$, and $\overline{CS5}$) are all asserted active.

Switching Waveforms (continued)
Write Timing


Switching Waveforms (continued)
Read/Write Timing


Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
8	CY82C694-NC	N128	128-Lead PQFP	Commercial
8	CG4969AT	N128	128-Lead PQFP	Extended Temp

Document #: 38-00459-D

Package Diagram
128-Lead Plastic Quad Flatpack
