



### PRODUCT SUMMARY

PART NUMBER	V <sub>(BR)DSS</sub> (V)	r <sub>DS(ON)</sub> (Ω)	I <sub>D</sub> (A)
SMP25N06	60	0.060	25
SMP25N05	50	0.060	25

TO-220AB



TOP VIEW



1 GATE  
2 DRAIN (Connected to TAB)  
3 SOURCE

### ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub> = 25°C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS		UNITS
		SMP25N06	SMP25N05	
Gate-Source Voltage	V <sub>GS</sub>	± 20	± 20	V
Continuous Drain Current	T <sub>C</sub> = 25°C	I <sub>D</sub>	25	A
	T <sub>C</sub> = 100°C		16	
Pulsed Drain Current <sup>1</sup>	I <sub>DM</sub>	100	100	
Avalanche Current (See Figure 9)	I <sub>AR</sub>	25	25	
Repetitive Avalanche Energy <sup>2</sup>	E <sub>AR</sub>	15	15	mJ
Power Dissipation	T <sub>C</sub> = 25°C	P <sub>D</sub>	85	W
	T <sub>C</sub> = 100°C		34	
Operating Junction & Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150		°C
Lead Temperature (1/16" from case for 10 sec.)	T <sub>L</sub>	300		

4

### THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	R <sub>thJC</sub>		1.47	K/W
Junction-to-Ambient	R <sub>thJA</sub>		80	
Case-to-Sink	R <sub>thCS</sub>	1.0		

<sup>1</sup>Pulse width limited by maximum junction temperature (refer to transient thermal impedance data, Figure 11).

<sup>2</sup>Duty cycle  $\leq 1\%$ .

# SMP25N06, SMP25N05

**Siliconix**  
incorporated

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	TYP	LIMITS		UNIT
				MIN	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage SMP25N06 SMP25N05	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	65 60	60 50		V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 1000 \mu\text{A}$	3.3	2.0	4.0	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = V_{(\text{BR})\text{DSS}}, V_{GS} = 0 \text{ V}$			250	$\mu\text{A}$
		$V_{DS} = 0.8 \times V_{(\text{BR})\text{DSS}}, V_{GS} = 0 \text{ V}, T_J = 125^\circ\text{C}$			1000	
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	35	25		A
Drain-Source On-State Resistance <sup>1</sup>	$r_{DS(\text{ON})}$	$V_{GS} = 10 \text{ V}, I_D = 12.5 \text{ A}$	0.05		0.060	$\Omega$
		$V_{GS} = 10 \text{ V}, I_D = 12.5 \text{ A}, T_J = 125^\circ\text{C}$	0.08		0.11	
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = 15 \text{ V}, I_D = 12.5 \text{ A}$	9.0	5.0		S
<b>DYNAMIC</b>						
Input Capacitance	$C_{iss}$	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$	1020			pF
Output Capacitance	$C_{oss}$		500			
Reverse Transfer Capacitance	$C_{rss}$		120			
Total Gate Charge <sup>2</sup>	$Q_g$	$V_{DS} = 0.5 \times V_{(\text{BR})\text{DSS}}, V_{GS} = 10 \text{ V}, I_D = 25 \text{ A}$	28		40	nC
Gate-Source Charge <sup>2</sup>	$Q_{gs}$		8		15	
Gate-Drain Charge <sup>2</sup>	$Q_{gd}$		15		22	
Turn-On Delay Time <sup>2</sup>	$t_{d(on)}$	$V_{DD} = 30 \text{ V}, R_L = 2.4 \Omega$ $I_D \approx 12.5 \text{ A}, V_{GEN} = 10 \text{ V}, R_G = 4.7 \Omega$	15		50	ns
Rise Time <sup>2</sup>	$t_r$		20		75	
Turn-Off Delay Time <sup>2</sup>	$t_{d(off)}$		25		50	
Fall Time <sup>2</sup>	$t_f$		15		50	
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (<math>T_C = 25^\circ\text{C}</math>)</b>						
Continuous Current	$I_S$				25	A
Pulsed Current <sup>3</sup>	$I_{SM}$				100	
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = I_S, V_{GS} = 0 \text{ V}$	1.25		2.4	V
Reverse Recovery Time	$t_{rr}$	$I_F = I_S, dI_F/dt = 100 \text{ A}/\mu\text{s}$	100			ns
			0.15			$\mu\text{C}$

<sup>1</sup>Pulse test: Pulse Width  $\leq 300 \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .

<sup>2</sup>Independent of operating temperature.

<sup>3</sup>Pulse width limited by maximum junction temperature (refer to transient thermal impedance data, Figure 11).

## TYPICAL CHARACTERISTICS (25°C Unless Otherwise Specified)

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Transconductance




Figure 4. On-Resistance




Figure 5. Capacitance





Figure 6. Gate Charge



# SMP25N06, SMP25N05

**Siliconix**  
incorporated

## TYPICAL CHARACTERISTICS (Cont'd)

Figure 7. On-Resistance vs.Junction Temperature





Figure 8. Source-Drain Diode Forward Voltage



## THERMAL RATINGS

Figure 9. Maximum Avalanche and Drain Current vs. Case Temperature




Figure 10. Safe Operating Area




Figure 11. Normalized Effective Transient Thermal Impedance, Junction-to-Case

